# 9400/9400A DIGITAL OSCILLOSCOPE

SERVICE MANUAL



### 9400/9400A DIGITAL OSCILLOSCOPES

SERVICE MANUAL

North American Headquarters:

LeCROY Corporation 700 Chestnut Ridge Road Chestnut Ridge, NY 10977-6499 U.S.A. Tel: (914) 578-6097

European Headquarters:

LeCROY S.A.
P.O. Box 341
2, rue du Pré-de-la-Fontaine
1217 Meyrin 1 / Geneva
Switzerland
Tel: (41-22) 719.21.11

August 1990

#### INTRODUCTION

The present Service Manual applies to both the 9400 and the 9400A DSOs. Both models are called 9400 when the information applies equally to both oscilloscopes. Where the two models have distinct features, the model number 9400 or 9400A is explicitly stated.

The chief purpose of this manual is to provide information for technicians, mainly authorized LeCroy repair office personnel, who are responsible for repairs and modifications to the LeCroy 9400/9400A DSOs.

To this end, the descriptions provided are intended to be of sufficient depth to enable faults to be diagnosed to the level of the relevant board, so that the customer can be quickly supported by exchange of boards. In many cases the fault may be corrected at the local LeCroy office, but there are several areas of the circuitry where replacement of a part would need to be followed by calibration which could be done only with specialized equipment available at the main LeCroy establishments. Calibration procedures are given in this manual only for those areas which could be serviced locally.

A DSO repair intervention at board exchange level can only be done by qualified technicians who have followed the basic 9400/9400A service training. LeCroy also offers these courses to customers. In addition, there is a very comprehensive 9400 Adjustment and Calibration Software Package CALSOFT (order codes CS01/CS02) based on the IBM PC or a compatible computer. This software package is also available to customers, as well as all the hardware making up the 9400 Automated Calibration System (order code CS-S) which is used in all LeCroy service offices to ensure full performance of the instrument. This system provides Calibration Certificates traceable to NBS. LeCroy also offers training classes on DSO calibration.

This manual could be improved by the inclusion of useful information resulting from detection and correction of faults in 9400/9400A DSOs at any LeCroy office. Each time a DSO is opened, an official LeCroy repair report should be sent to LeCroy S.A., attention Customer Service. The information is entered into a centrally maintained DSO data base for failure analysis and engineering feedback.

Before undertaking any work on the 9400 DSO you should read the next sections - WARNINGS and VALID RANGE of FIELD MAINTENANCE.

#### WARNING

Please read all of this section and the next section, (Valid Range of Field Maintenance), before attempting any work on the 9400.

The LeCroy 9400 oscilloscope uses a cathode ray tube which operates with a stabilized high voltage supply, capable of delivering a very unpleasant electric shock, the reaction to which could be damaging to the recipient, or to anything struck by his involuntary movements. Although no danger should result from the handling of this equipment by an experienced person taking the normal precautions, LeCroy recommends that inexperienced personnel avoid working inside this equipment.

Care is necessary when working inside equipment which contains a CRT, because of the relative weakness of the stem.

The line power switch is at the lower right corner of the front panel, and in some DSOs, when the bottom cover is off, the live wire is exposed.

The 9400 contains numerous preset controls which are set in optimal positions in the factory, using specially designed test gear. Very few of these trimmers can be set correctly without these facilities; therefore care is needed in handling boards which carry such parts. Trimmers should be adjusted only as shown in this manual, or as otherwise authorized by LeCroy SA or its agents.

Do not operate the 9400 with the top cover off for a longer time than is necessary for the work in hand, because the normal circulation of cooling air will not be obtained.

Do not use any Freon or Freon-based liquid to clean parts while they are in the 9400, because Freon can damage the screen printing of the front and rear panels, and can cause electrical problems if there is penetration into potentiometers on the front panel.

The LeCroy 9400 is of sound construction, but contains parts which may be damaged by incorrect handling, including effects due to static electricity, high voltages and mechanical mishandling. The oscilloscope should not be opened by unqualified personnel. Repairs and modifications should be attempted only by authorized LeCroy personnel.

Any unauthorized work by a customer or his agent on the 9400 may invalidate any warranty, extended warranty, service contract or other contract entered into with LeCroy, who reserve the right to charge for any work which is needed as a consequence of such action.

Note that many of the diagrams of waveforms in this manual were prepared using a 9400, because this was the most convenient method. It will be appreciated that the risetimes of logic waveforms will be increased, but this should not impair the value of the data. Be careful to inspect the diagrams to see whether a X10 probe was used.

#### VALID RANGE of FIELD MAINTENANCE

Because the LeCroy 9400 contains electronic circuits which are exactly set up to achieve the excellent performance specifications of this equipment, there is need for circumspection in maintenance.

Generally, it should be assumed that any adjustment which is not specifically referred to in this manual is one which can be performed correctly only with specialized test equipment which is not available at small LeCroy offices.

In particular the following operations should not be attempted without authorization:

- Adjustment of the ADC circuits on the 9400-3 boards (1.3.2-6)
- Replacement of any parts in those areas of the 9400-3 boards

The following areas are critical also, but can be adjusted or repaired provided that the equipment listed in (2) is available for calibration and tuning:

- Front-end circuits (1.1.31) trigger circuits (1.1.33) and TDC trigger circuit (1.4.8).

An attempt has been made to simplify the problem of relating different parts of the instrument, by providing some cross-references. The use of these without some guidance may be rather frustrating if all are used without distinction, and a good way to filter them is to know the chapter headings on the first page of the contents. The contents pages of all the chapters are grouped together at the start of the manual, as well as being placed in their chapters, for the same purpose.

The section numbers do not run consecutively. This allows them to be correlated with board numbers and allows new sections to be inserted as required.

#### SERVICE MANUAL for the LeCROY 9400 DSO

#### Table of Contents

Introduction Warnings Tables of Contents of Sections Index of Subjects

# Title Chapter 1 FUNCTIONAL DESCRIPTION Description of each board TEST AND REPAIR PROCEDURES 2 Procedures for each board SOFTWARE 3 Description of software for test purposes CONNECTORS AND CABLES 4 Description of detachable parts ASSEMBLY AND DISASSEMBLY 5 Procedures for each board and unit 6 PARTS LISTS List for each sub unit 7 SCHEMATICS

Note: Throughout this manual the following notation will be used:


- (5.6.7) Refer to Section 5.6.7
- $-\langle 2.1.4 \rangle$  Refer to Figure 2.1.4
- $\sim \langle 3.1.5.B \rangle$  Refer to the item labeled B in  $\langle 3.1.5 \rangle$

Gatefold diagrams for each board

Note: The schematics used in this manual correspond to one particular ECO for each board; before doing any repairs or modifications look at the schematic for the relevant ECO.

Note: Section numbers correspond to board numbers:

- m.n 9400-n
- m.9 9400-9 and power supplies
- m.11 9401-1
- m.12 9401-2



Index of Subjects	Section of Manual
ADC Boards, Overview ADC, Dual Rank ADC Memory ADC Memory Controls Addressing EPROMs Addressing 68000 Address Selection, DRAM Address Space Bank Decoder Assembly Auto reboot	1.3.1 1.3.4-6 1.3.10 1.4.14 1.1.4 1.1.1.4 1.1.13 1.1.5 5
Backup RAM Backup Battery Backup Circuit Bank Decoder (Address Space) Bandwidth Limit, Front-end Battery Backup Board Positions Board Replacement Brightness, CRT Brightness, CRT, Adjustment Buffers, Bus Bus, Address Bus Buffering Bus, CPU Bus, Data Bus, 68000	1.1.22 1.1.22 1.1.5 1.1.31.3 1.1.22 5.0 5 1.2.4 1.7.2 2.4.2.2 1.1.10 1.1.10 1.1.10 1.1.10 1.1.10
Cables Calibration Controller Calibration Circuits Calibrator, Probe Clock Bus, Sampling Clock Generator, CPU Clock Generator, Sampling Clock Generator, TDC Connectors Connectors, Daughter Boards Controller, ADC Memory Controller, Calibration Controller, Coupling Controller, Display Controller, Dynamic RAM Controller, Front Panel Controller, Input Coupling Controller, LEDs Controller, Potentiometers Controller, Switches Control Problems Coupling, Front-end	4 1.1.17 1.1.34 1.1.35 1.8 1.1.15 1.4.5 4 1.1.11 1.4.14 1.1.17 1.1.21 1.1.21 1.1.21 1.1.21 1.1.21 1.1.21 1.1.21 1.1.21 1.1.21 1.1.21 1.1.21 1.1.21 1.1.21 1.1.21

( 3)


CPU CRT Brightness CRT Brightness Adjustment CRT Focus CRT Focus Adjustment CRT Power Supplies CRT EHT Adjustment CRT Protection	1.1.3 1.2.4 1.7.2 2.4.2.2 1.7.2 2.4.2.2 1.2.9 2.4.2.2 1.2.5 1.7.3
DAC, Display X DAC, Display Y DAC, Display Z, Brightness Data 68000 Daughter Board Slots Decoder, Interrupt Decoder, Address Space Bank Decoder, Peripheral Deflection System Disassembly Display Adjustments Display Bus Display Controller Display Failure Display Modes Display Overview	1.2.3 1.2.4 1.1.1.4 1.1.11 1.1.7 1.1.5 1.1.6 1.2.6-8 5 2.4.2 1.2.2 1.1.16 2.2.1 1.1.16 1.2.1
Display Position Adjustment Display Power Supplies Display Problems Display Protection Display Set Up Display Size Adjustment Display Synchronization Display Word DMA Slot DRAM	2.4.2.2 1.2.9 2.2.2 1.2.5 2.4.2 2.4.2.2 1.1.8 1.1.16 1.1.25 1.1.14 1.1.13 1.1.12 1.3.4-6 1.1.14 1.1.13 1.1.12
EHT for CRT EHT Adjustment EPROM Addressing EPROM Changing EPROM Jumpers External Trigger	1.2.9 2.4.2.2 1.1.4 5.23 1.1.4 1.1.33

Focus, CRT Focus, CRT, Adjustment Frequencies, Clock, CPU Front-end Front-end Assembly Front-end Bandwidth Limit Front-end Calibration Front-end Gain Front-end Offset Front-end Protection Front-end Trimming Front-end Trimming, 50 Ω Front-end Trimming, 1 MΩ Front Panel Controls Front Panel LEDs Function Decoder TDC	1.7.2 2.4.2.2 1.1.15 1.1.31 5.1.1 1.1.31.3 1.1.34 1.1.31.2 1.1.31.3 1.1.31.3 1.1.31.2 2.4.1.8 2.4.1.8 2.4.1.8 1.1.21 1.5.2-4 1.5.5 1.4.3
Gain, Front-end Generator, Clock, CPU GPIB Interface	1.1.31.3 1.1.15 1.6
HAB101 Hybrid HT for CRT HVV200 Hybrid Hybrid HAB101 Hybrid HVV200	1.1.33 1.2.9 1.1.31.3 1.1.33
Image Brightness Image Failure Image Focus Image Position Adjustment Image Problems Image Size Adjustment Image Vector Adjustment Indicators, Front Panel Input Capacitance Trimming Input Coupling Controller Input Offset Trimming Input Protection, High Z Input Protection, 50 Ω Intensity Adjustment, CRT Interface, GPIB Interface, Plotter Interface, RS-232-C Interpolation TDC Interrupts Interrupt Decoder Interrupts 68000	1.2.4 1.7.2 2.2.1 1.7.2 2.4.2.2 2.4.2.2 2.4.2.2 1.5.5 2.4.1.8 1.1.21 2.4.1.4 1.1.31.2 1.1.36 2.4.2.2 1.6 1.1.18 1.1.18 1.1.18 1.1.18 1.1.1.17 1.1.7 1.1.7
Joining Vectors Adjustment Jumpers EPROM	2.4.2.2

( }

LED Controller LED Problems LEDs Line Voltage Setting, 115/230 V	1.1.19 2.4.5.1 1.5.5 2.4.6
Main Board Maximum-minimum Calculator Memory, ADC Memory, Backup Memory Control, ADC Memory, Dynamic RAM Microcomputer Minimum-maximum Calculator Mother Board Multiplexer, ADC Memory Multiplier	1.1 1.1.19 1.3.10 1.1.22 1.3.9 1.4.14 1.1.14 1.1.3 1.1.19 1.1 1.3.8 1.1.19
Offset, Front-end	1.1.31.3
Patch, EPROM Peripheral Decoder Periods, Clock, CPU Plotter Interface Position Adjustment, Image Potentiometer Controller Potentiometer Controls Potentiometer Problem Power On Reset Power Supplies, CRT Power Supplies, DSO Power Voltage Setting, 115/230 V Probe Calibrator Protection, CRT Protection, Front—end Protection, 50 Ω Input Push Button Switches	1.1.4 1.1.6 1.1.15 1.1.18 2.4.2.2 1.1.21 1.5.2 2.2.3.1 1.1.3 1.2.9 1.9 2.4.6 1.1.35 1.2.5 1.7.3 1.1.31.2 1.1.36 1.5.3
RAM, ADC RAM, Backup RAM (Dynamic) Controller RAM, Dynamic RAM, Static, ADC RAM, Static, Backup Random Access Memory, Backup Random Access Memory, Dynamic Random Access Memory, Static Removal of Boards Reset Rotary Switches RS-232-C Interface	1.3.10 1.1.22 1.1.12 1.1.14 1.3.10 1.1.22 1.1.22 1.1.22 1.1.12 1.1.25 1.1.3 1.5.4 1.1.18

Screen Brightness Screen Focus Screen Vector Adjustment Selection, DRAM Address Slot, DMA Slots, Daughter Boards Software for Testing Static RAM Switch Controller Switch Problem Synchronization, Display	1.2.4 1.7.2 1.7.2 2.4.2.2 1.1.13 1.1.25 1.1.11 3 1.1.22 1.1.21 2.2.3.2 1.1.8
TDC Adjustment TDC Overview Temperature Measurement, 9400-1 Test Software Time-base Overview Time Out Timer Track-and-hold Trigger Circuits Trigger, External Trigger Trimming Trimming, Probe-calibration Trimming, Front-end, 50 \( \Omega\) Trimming, Input Offsets Trimming, Trigger	2.4.4 1.4.1 1.1.23 3 1.4.1 1.1.9 1.1.24 1.3.3 1.1.32 1.1.33 2.4.1.7 2.4.1.3 2.4.1.8 2.4.1.8 2.4.1.8 2.4.1.8
Vector Joining Adjustment Voltage Setting, 115/230 V 68000	2.4.2.2 2.4.6 1.1.3



# CHAPTER 1


# FUNCTIONAL DESCRIPTION

# Table of Contents

1.0	Overview	•
1.1	9400-1	Main Board
1.2	9400-2	Display Board
1.3	9400-3	ADC Boards
1.4	9400-4	TDC Board
1.5	9400-5	Front Panel Board
1.6	9400-6	GPIB Board
1.7	9400-7	CRT Board
1.8	9400-8	Clock Bus
1.9	9400-9	and Power Supplies
1.11	9401-1	Power Supplies
1.12	9401-2	GPIB+DMA+Realtime Clock
1.20		Line Finder
1.21		Bus Finder
1.23		GPIB IEEE-488 Description

Each section is further subdivided into functional units using the point notation.

# BLOCK DIAGRAM OF THE 9400 DSO



BLOCK DIAGRAM OF THE 9400 DSO

Figure 1.0.1

# 1.0 Functional Description - Overview

# 1.0.1 Main Functions of the 9400 DSO

The main functions of the 9400 are <1.0.1>:

- Input 2 channels of analog information
- Input 1 channel of trigger information
- Convert analog information to digital data
- Store digital data in 32K memories
- Present stored information on viewing screen
- Present stored information at RS-232-C ports
- Present stored information at GPIB port
- Accept control information at RS-232-C port
- Accept control information at GPIB port

Note that the functional blocks in  $\langle 1.0.1 \rangle$  do not correspond to the circuit boards of the 9400. The blocks are located on the boards as follows:

-	Attenuate and Amplify	9400-1	
_	Sample and Hold	9400-3	
_	ADC	9400-3	
****	32K Memory	9400-3	
	Trigger Select	9400-1	
	Time base	9400-4	
	Display Processing	9400-2	
	64K Storage Memory	9400-1	
_	Plotter Control	9400-1	
	RS-232-C Control	9400-1	
-	GPIB Control	9400-6 or 9401-2	

# The boards in numerical order are:

_	Main Board	9400-1		
-	Display Control Board	9400-2		
	ADC Boards	9400-3		
_	TDC Board	9400-4		
	Front-panel Board	9400-5A	9400-5B	
	GPIB Control Board	9401-2		
_	CRT Board	9400-7		
	Clock Bus Board	9400-8		
	Power Supply Board	9400-9A	9400-9B	9400-9D
	GPIB+extra DRAM	9401-2/1		

Note that 9400-6 and 9401-2 are alternative occupants of the same slot, depending on the date on which the DSO was made. Earlier DSOs have the 9400-6 board; later ones have versions of the 9401-2 board.

# 1.0.2 Introduction to the Functional Description

The functional description is given at a level which is intended for those who need to repair or modify a 9400 DSO. Internal details of LeCroy hybrids are not consistently given; nor are details of software and other details which do not in any way assist in maintenance. Wherever possible, this chapter is sectioned in a way which corresponds closely with functional areas of the 9400 DSO. Since it is not possible to understand the function of any part of the 9400 DSO in isolation, every section of the description is provided with references to other sections of the manual which describe parts which directly interact with the part being described.

Note that in order to create context for some of the pieces of schematic, it has been necessary to join pieces of schematic which are on different sheets. Each schematic in the functional description bears a legend giving the origin in the main schematic (8), and the ECO for which it is relevant. Before undertaking any repair or modification make sure to examine the relevant area of the schematic pertaining to the ECO level of the actual unit on which work is being done, because it is not practicable to update this manual for each ECO.

### 1.0.3 Overview

The seat of control is the 68000 CPU, on the 9400-1. The hardware peripherals are memory mapped, and are selected by a decoder (1.1.6). Some peripherals generate interrupts (1.1.7) to the 68000, while others use control lines with handshake.

The main function of the 9400 DSO, namely the acquisition of waveforms, is executed by the 9400-3 ADC boards, under the control of the 9400-4 TDC board during acquisitions, and the 9400-1 for reading out the ADC memories. The 9400-4 includes the main sampling clock and a number of derived clocks which control the timing of the sampling and storage into the ADC memories, in the various available modes, such as pre- and post-trigger, roll and normal modes. The control information for the 9400-4 is generated by the software on the 9400-1, in response to information generated by the user at the front panel or one of the interfaces.

The 9400-1 also controls main functions such as controlling the display, which is generated by the 9400-2 board, and acquiring data from, and sending data to, the front panel, via the 9400-5 board.

The frontend analog parts of the 9400 DSO are all situated at the front right corner of the 9400-1, behind the input sockets. This section includes the frontend amplifier hybrids, and all the input selection circuits, gain and attenuation controls, etc.

# 1.1 9400-1 Main Board Table of Contents

# Logic Section

1.1.1 1.1.2 1.1.3 1.1.4	Introduction and Block Diagram, CPU Auto Reboot Power on Reset EPROM Addressing Address Space Bank Decoder
1.1.6 1.1.7 1.1.8 1.1.9	Peripheral Decoder Interrupt Decoder Synchronizing Time Out Bus Buffering
1.1.11 1.1.12 1.1.13 1.1.14	Connectors to Daughter Boards Dynamic RAM Controller Dynamic RAM Addressing Dynamic RAM Clock Generator
1.1.16 1.1.17 1.1.18 1.1.19 1.1.20	Display Controller Calibration Controller RS232 Interface Min-max-multiply Timing Min-max-multiply Circuit
1.1.21 1.1.22 1.1.23 1.1.24 1.1.25	Front Panel and Coupling Logic Battery Backup Circuit Temperature Measurement Timer DMA Slot

# Analog Section

1.1.30	Introduction and Block Diagram
1.1.31 1.1.32	Front Ends Trigger
1.1.33	External Trigger
1.1.34	Calibration System
1.1.35	Probe Calibration
1.1.36	Input Overload Detection





Figure 1.1.1.1



BLOCK DIAGRAM OF 9400-1 BOARD

Figure 1.1.1.1

E

Lu U

#### 1.1.1 9400-1 Main Board - Introduction

#### 1.1.1.1 General Remarks

This board, which covers the underside area of the 9400 DSO, carries the micro-computer system which is the seat of control for the entire system, and also contains a number of ancillary functions which do not need extra boards. The sections will be described in approximately the order in which they appear in the schematic (8.1). The block diagram <1.1.1.1> shows the main functions which are served by the 9400-1 board.

### 1.1.1.2 Analog and Digital Functions


It is important to know that the 9400-1 board carries not only the main control logic of the 9400 DSO, but also the analog frontends and associated functions; this is for reasons of high speed circuit layout.

#### 1.1.1.3 Microprocessor

The micro computer system is based on the powerful and versatile Motorola 68000 <1.1.1.2> which provides 23 address lines, byte control lines, and 16 data lines. The system is too complex to describe in great detail here; an account of its capabilities will be found in the Motorola User's Handbook, sections of which will be referred to like this - (68000 2-3). Motorola does not accept any responsibility or liability for any consequence of the use of information in this document, concerning Motorola products.

#### 1.1.1.4 68000 Data Organization

Operands and data can be specified as byte (8 bits), word (16 bits), or long word (32 bits) (68000 2-3). Words and long words can begin only on even addresses, the high order byte of a pair being stored at the even address. That is why the 68000 has no AO line; addressing is by word, not byte, and the AO function is performed by UDS and LDS, the upper and lower byte select strobes.



MICROPROCESSOR MC68000

Figure 1.1.1.2


### 1.1.1.5 Interrupts

The Motorola 68000 has a powerful system of interrupts, providing seven priority levels (68000 5-8). In the 9400 DSO the interrupt system is used in the simple auto vector mode (68000 6-7), which is compatible with the 68000, and provides seven interrupt vectors; see (1.1.7) for hardware implementation.

#### 1.1.1.6 Nomenclature

Throughout this manual, all descriptions involving the 68000 or its control and data lines will use the standard Motorola nomenclature.

The architecture of the computer system of the 9400 DSO was designed with the aim of optimizing the system for controlling a measuring device, rather than for general computing efficiency.



MICRO PROCESSOR MC68000 - PINOUT GROUPINGS

Figure 1.1.1.3

# 1.1.1.7 Signal and Bus Connections

This is only a brief introduction; see (68000-4) for more details. The lines can be functionally grouped as in <1.1.1.3>.

#### A - Address Bus A1 - A23

This is a 23 bit, unidirectional tri-state output bus, which is used in word or byte mode. It can address 8 Mwords of 16 bits. It provides addressing for the bus except during interrupt cycles. During interrupt cycles, A1 - A3 describe the interrupt level, while A4 - A23 are held high.

#### D - Data Bus DO - D15

This is a 16 bit, bidirectional tri-state bus, used in word or byte mode.

### Asynchronous Bus Control

AS - Address Strobe. Indicates valid address is present.

R/W - Read/Write. Defines direction of data transfer.

UDS, LDS - Control upper and lower bytes on the bus.

DTACK - Data Acknowledge. Input indicates completion of data transfer.

# Bus Arbitration Control

BR - Bus Request. Input wire ORed with all other potential bus masters which tells 68000 that another device requires to be bus master.

BG-Bus Grant. This output indicates to other potential bus masters that the 68000 will relinquish control after the current cycle.

BACK - Bus Grant Acknowledge. Input to show that another device has become bus master. BACK cannot be asserted unless:

- 1 A bus grant has been received
- AND 2 AS is inactive, i.e., 68000 is not using bus
- AND 3 DTACK inactive, i.e., peripherals not using bus
- AND 4 BACK inactive, i.e., no other device is master.

# IPLO - IPL2 - Interrupt Control

Encoded inputs indicating priority of device requesting an interrupt. Level 7 has highest priority, while 0 shows an absence of request. (68000-5).

### System Control Lines

BERR - Bus Error, as a result of one of the following:

- 1 Non-responding device
- 2 Interrupt vector problem
- 3 Illegal access request
- 4 Device dependent errors

RESET - Bidirectional line. Input used to allow CPU reset from external device. Output allows CPU to reset all external devices using RESET instruction (4F70H). External RESET and HALT together will reset entire system.

HALT - Bidirectional line enabling external device to stop CPU at end of cycle. Can be driven by CPU to give signal of CPU stoppage to external devices.

# 68000 Peripheral Control


FCO - FC2 - Processor Status. Function codes indicating current mode of CPU.

CLK - Clock. Internally buffered clock input.

#### 1.1.1.8 Notes


Peripherals are all memory mapped. The addresses are not fully decoded; which means that each peripheral can be addressed modulo n, where n depends on the space used by the peripheral.

The lines FC are used in the 9400 DSO only during interrupt requests at levels 7 and 3. User/supervisor modes are not decoded.



AUTO REBOOT CIRCUIT

Figure 1.1.2.1



POWER ON RESET

Figure 1.1.3.1

#### 1.1.2 Auto Reboot Circuit

In the event of a hangup of the computer system, the 74LS123 dual monostable, J19 <1.1.2.1>, will no longer receive a train of pulses from BAS (1.1.15), and will, if the interruption lasts more than about 4 ms, supply a positive pulse to the boot circuit (1.1.3). If the 9400 DSO is in test mode, the clear line, pin 3, is held down by the TEST signal, and reboot does not take place. Note that if the fault condition is not cleared, reboot will recur continually, and the DSO will never become usable.

#### 1.1.3 Power On Reset Circuit

In order to provide an orderly succession of events, and initialization into a standard configuration, the power on reset circuit provides the necessary signals  $\langle 1.1.3.1 \rangle$ . This circuit can be triggered by the auto reboot (1.1.2).

The time constants controlling HALT, RESET and CLEAR can be seen in  $\langle 1.1.3.1 \rangle$ , where they hold down the relevant inputs of the LM339 comparators, J17.

After power on the following sequence occurs:

#### 1.1.3.1 For at Least 100 ms:

- RESET, HALT and CLEAR are held low
- The 68000 is initialized
- Interrupts are disabled
- The CRT beam deflections are held at zero (1.2.5)
- The CRT beam current is held off (1.2.5)
- The sample-and-holds are disabled (1.3)
- The backup RAM is connected to the bus (1.1.22)

#### 1.1.3.2 After Less than 500 ms from Power On:

- RESET and HALT go high, booting the processor
- The DSO initialization begins
- The dynamic RAM refresh is turned on
- Interrupts are enabled
- The display remains disabled
- Sample and holds remain disabled

#### 1.1.3.3 The CLEAR Line Goes High

- The processor tests various functions
- It sets up the display functions
- It sets up the acquisition functions
- Set 1st word of display page 1 = End of Page


#### 1.1.4 EPROM Addressing

The EPROM sockets  $\langle 1.1.4.1 \rangle$  are addressed by part of I19, a 74LS139 dual 2-to-4-line decoder/multiplexer, via the EPROM patch jumpers  $\langle 5.23.2 \rangle$ . The following configurations can be supported:

### 2. 3 or 4 pairs of:

EPROM type	IC capacity	Total capacity with 8 IC.
2764	8 K bytes	64 K bytes
27128	16 K bytes	128 K bytes
27256	32 K bytes	256 K bytes

The access cycle takes 4 clock cycles at 8 MHz, i.e., 500 ns.




EPROM ADDRESSING CIRCUITS

Figure 1.1.4.1

### 1.1.5 Address Space Bank Decoder

The address space of the 68000 is organized into banks which correspond to different functions, which are decoded from address lines A19-21 by the 74F138 3-to-8 line decoder I17. The diagram <1.1.5.> shows the circuit and the start addresses of each bank. K13 enables I17 via FC except when FC0 and FC1 are high (interrupt acknowledge) and BACK is not asserted. When FC is low and AS is asserted then VPA, valid peripheral address, is generated. See:



ADDRESS SPACE BANK DECODER


Figure 1.1.5.1

#### 1.1.6 Peripheral Decoder

Each peripheral is allocated a section of the peripheral bank, the sections being decoded by I18, a 74LS138 3-to-8 line decoder/muliplexer, from A16-18  $\langle 1.1.6.1 \rangle$ . The eight sections are allocated as follows:

DMA	9401-2	DMA, GPIB, RTC, etc.	(1.1.25)(1.12)
TDC	9400-4	timebase board	(1.4)
FRP	9400-5	front panel board	(1.5) $(1.1.21)$
RS232	9400-1	RS232 ports 1,2	(1.1.18)
mM/MT	9400-1	min/max/multiply	(1.1.20)
SRAM	9400-1	static RAM	(1.1.22)
DISP.P	9400-1	display processor	(1.2) $(1.1.16)$
TIMER	9400-1	timer	(1.1.24)

The peripheral decoder is enabled by the simultaneous assertion of BAS, AS and BK3, the peripheral block.



PERIPHERAL DECODER


Figure 1.1.6.1

# 1.1.7 Interrupt Encoder

This circuit  $\langle 1.1.7.1 \rangle$  uses a 74LS148 8-to-3 line priority encoder to service the seven interrupt lines used in the 9400 DS0. The IPL bus goes to the 68000 CPU (1.1.1). The seven interrupt sources are, in increasing order of priority:

Priority level	Addr	Function	Board
Lowest	64 68 6C 70 74 78	Front panel DMA slot RS232 p 1 RS232 p 2 Timebase GPIB	9400-5 (1.5) 9401-2 (1.12), etc 9400-1 (1.1.18) 9400-1 (1.1.18) 9400-4 (1.4) 9400-6 (1.6) older DSOs 9401-2 (1.12) newer DSOs
Highest	7C	Test slot	4928 tester

If the CPU is blocked for more than 4 ms, the auto reboot circuit comes into play, except in test mode, where the test line clears the monostable (1.1.2). Note that level 7 cannot be inhibited by using the interrupt priority mask.




INTERRUPT ENCODER

Figure 1.1.7.1

# 1.1.8 Display Synchronization

The display is refreshed at the frequency of the public ac power supply, 50 Hz or 60 Hz, so that any stray magnetic fields at this frequency will give only a static distortion of the image, rather than a much more objectionable varying effect. Since both the grid and the waveforms are generated by the same mechanism, any small distortion will have a small effect on readings taken from the screen.


The circuit is based on a comparator, part of J17 <1.1.8.1>, fed with a 50 Hz/60 Hz signal, CRP, from the 9400-9B board (1.9). The comparator is disabled by the power up reset circuit (1.1.3), for a short period after power on. The comparator feeds a 74LS123 monostable, which produces the SYDIS signal for the 9400-2 display board (1.2). The line LTR goes to the front end for use by the trigger circuit (1.1.32) as the line trigger input.



DISPLAY SYNCHRONIZATION

### 1.1.9 Time Out Circuit

In the event of a peripheral hangup, the time out circuit <1.1.9.1>, based on a 74LS123 retriggerable monostable, K15, produces a signal on the ERR line, feeding E28, a 74LS245 bus transceiver (1.1.10), which sends DERR to the DMA slot (1.1.25). This action occurs if, after initiation of a peripheral cycle, no response has occurred within 200  $\mu s$ , and a trap is created at address 8. In DMA mode, the signal does not go to the CPU, only to the DMA slot (1.1.10.2).



TIME OUT CIRCUIT

Figure 1.1.9.1

### 1.1.10 Bus Buffering System

### 1.1.10.1 General Description

The buses of the 9400-1 board, and their relationships, can be seen in the block diagram <1.1.1.1>. The unbuffered 68000 buses, A1-23 and D0-15, are buffered to and from the buses BA1-23 and D0-15 respectively, by the five 74LS245 octal bus transceivers, F23, F26, F29, and J25, J28. The control lines AS, UDS, LDS, R/W and ERR are treated similarly, by E28. The data bus RR0-15, from the display (1.2) (1.1.16), calibration controller (1.1.17), and DRAM (1.1.14), is buffered by two 74LS244 octal buffers, J23 and J27. A list of labeled lines (1.20) and buses (1.21) can be found at the end of this chapter. The direct buses go only to the CPU, EPROM, DRAM, and the buffers to the amplified buses BA, BD. These buses go to all other peripherals. They can drive up to 20 TTL loads. Their timing is about 10 ns behind the direct bus.

The directions of the buffers are controlled as follows:

E28, E29, F23, F26 are in the direction BA to A, BAS to AS, etc, if BACK is asserted.


J25, J28 are controlled by a combination of BACK, BRW, BKO, BK4, at J14, K14.

J23, J27 are controlled by K10, K11 of the RAM select circuit <1.1.12.1>.

### 1.1.10.2 ERR, BERR, DERR

The circuit around E28 pins 7-13 enables the following functions to occur:

- Direction A to B ERR produces DERR, and BERR to 68000, with the possibility that DERR and BERR can be pulled up, and therefore disabled, by Q2 on the 9401-2 and 9400-6 GPIB boards (1.12)(1.6).
- Direction B to A ERR produces DERR, but does not produce BERR at the 68000, because the buffer is in the wrong direction.



BUS BUFFERING SYSTEM

Figure 1.1.10.1

#### 1.1.11 Connections to Daughter Boards

There are five connectors on the 9400-1 board which serve the five vertically mounted boards <1.1.11.1>; these are listed below in left-to-right order in the DSO <5.0.2>:


```
9400-2
- Display slot
                                    (1.2)
- DMA slot
                            9400-6
                                    (1.6)
                  or
                            9401-2
                                    (1.12)
                            4928
                                    (3.2)
                                             tester
                  and
                            9400-3
- Channel 1 ADC
                  slot
                                    (1.3)
                            9400-3
- Channel 2 ADC
                                    (1.3)
                  slot
- Timebase slot
                            9400-4
                                    (1.4)
```

## These slots supply:

- Power +5 V -5 V +15 V -15 V
- Buses BA BD TA RR (1.1.10)
- Controls BAS BUDS BLDS BRW BWR DTACK (1.1.1.4)
- Special signals to and from each board

Timing diagrams can be found in the descriptions of the individual boards.

Note that the TA bus connects only the 9400-3 and 9400-4 boards.



CONNECTIONS TO DAUGHTER BOARDS

Figure 1.1.11.1

### 1.1.12 Dynamic RAM Controller

This section  $\langle 1.1.12.1 \rangle$  controls access to the dynamic RAM (DRAM) (1.1.14) using the signals:

	AS	address strobe	(1.1.1)
-	CLEAR	general clear	(1.1.3)
-	DDIS	data request from disp.	(1.2)
-	BRW	read/write select	(1.1.1)
-	CK	8 MHz clock	(1.1.15)
	T8	16 μs clock	(1.1.15)
_	T11	128 µs clock	(1.1.15)
_	BK4	DRAM block select	(1.1.6)

- BYDIS RAM busy
- DTACK data acknowledge
- From these are generated:

	·RAS	row address strobe
	CAS	column address strobe
	WEL	write enable lower byte
_	WEU	write enable upper byte

CAS and RAS are needed to service the 8-to-16 line address multiplex in the 2164 DRAMs, allowing 64 K of addressing from eight lines.

WEL and WEU select lower or upper byte in the 68000 address scheme (1.1.1.4).

The following functions are listed in order of decreasing priority:

```
    GBUS enable RAM for processor bus
    GDIS enable RAM for display
    GCAL enable RAM for calibration DAC samp/hold
    GREF enable RAM refresh
```


The  $9400\ DSO$  processor runs at a speed which allows refresh to occur at an adequate rate.

Occupation times are typically:

Display with 1000 vectors, about 2.5% at 50 Hz and 3% at 60 Hz. Calibration sample and hold, about 4%. Refresh, about 3%.

Thus the mean access time to the RAM is only slightly increased by these functions.

Note that pin 11 of K10 drives the direction control of J23 and J27 in the bus buffering system  $\langle 1.1.10.1 \rangle$ .



DRAM CONTROLLER

Figure 1.1.12.1

#### 1.1.13 RAM Address Selection

This section <1.1.13.1> uses the signals GBUS, GDIS, GCAL and GREF (1.1.12) to select the RAM function in the order of priority given in (1.1.12). The circuit uses four 74LS257 quad data multiplexers, a 2966 octal buffer and a 74LS244 octal buffer. T9-11 are binary divisions of the 8  $\mu$ s clock, and T12-15 are binary divisions of the 128  $\mu$ s clock (1.1.15). The addresses are buffered by K22, a 2966 octal buffer.


The RAM is allocated to hardware as follows:

200000 to	2027FE	1st page display	5 K words
202800 to	20FFFE	2nd page display	5 K words
205000 to	20500E	refresh cal S+H	8 words
205010 to	205014	jump for INT7	

Access time by CPU bus is 625 ns; access time by RAM is 500 ns.

#### 1.1.14 Dynamic Random Access Memory (DRAM)

The RAM for the 68000 CPU uses 2164 64 K bit DRAMs, which are organized as single bit memories, so that a bank of 16 ICs makes a 64 K, 16 bit memory <1.1.14.1>. The lines A0-7 (9400 MA0-7) are demultiplexed in the DRAMs to 16 address lines, using RAS and CAS (1.1.12), which are activated in turn.




RAM ADDRESS SELECTION + DYNAMIC RAM

Figure 1.1.13.1 + Figure 1.1.14.1

### 1.1.15 Clock Generator

The clock generator <1.1.15.1> uses a tank circuit and a crystal, both tuned to 8 MHz, the basic clock frequency for the 68000 in the 9400 DSO. The clock is a 74LS321, giving complementery outputs, and the binary scaled frequencies, T2 and T3. Further binary division is done by K18 and K19, 74LS393 dual 4 bit binary counters, giving periods down to about 2 ms. The flip-flop of the 74LS321 is used to make BRAS at K16 (delayed BAS).

Clock	period	is and	frequ	iencies	are	-(c=c	circa	ı)	
CK	8	MHz	125	ns	T9	32.25	kHz	32	μs
T2	4	MHz	250	ns	T10	16.125	kHz	64	μs
<b>T</b> 3	2	MHz	500	ņs	T11	c8.062	kHz	128	μs
T4	1	MHz	1	μs	T12	c4.031	kHz	256	ИS
T5	500	kHz	2	μs	T13	c2.016	kHz	512	μs
T6	250	kHz	4	μs	T14	c1.008	kHz	1.024	ms
<b>T</b> 7	125	kHz	8	μs	T15	c500	kHz	2.048	ms
<b>T</b> 8	62.5	kHz	16	μs					



CLOCK GENERATOR

Figure 1.1.15.1

## 1.1.16 Display Controller

This circuit  $\langle 1.1.16.1 \rangle$  is responsible for the transmission of data to the 9400-2 display board (1.2), for conversion to analog signals representing:

- X horizontal position of spot
- Y vertical position of spot
- DX horizontal velocity
- DY vertical velocity


The display data are stored in a dedicated section of DRAM (1.1.13), which is divided into two pages, 0 and 1, one of which at any times holds the current display, while the other is available for the CPU to build up the next, it response to a demand from the front panel or remote control. The prospective and current page numbers are stored in bits 0 (W/R) and 1 (R only) at L16. At the end of scanning one display page, if the two bits differ, bit 0 is copied into bit 1, and the other page is displayed on the next scan, leaving the now unused page ready for the next time a change to the display is needed.

The control signals have the following functions:

- CK 8 MHz clock (1.1.15)
- SYDIS 50/60 Hz page synchronizing pulse (1.1.8)
- RESET 9400 general reset, turns spot off, centers beam (512,512) (1.1.3)
- BYDIS O RAM busy, 1 data ready
- PDIS Load data clock

From 9400-2 to 9400-1:

- PGDIS acknowledge End of page, wait next SYDIS
- DDIS request next data
- PGD 0 display board present



DISPLAY CONTROLLER

Figure 1.1.16.1

The activity on the 9400-2 slot  $\langle 1.1.16.2 \rangle$  is confined to the period between SYDIS and PGDIS.

The 16 bit word on the 9400-2 slot is built as follows:

Mode	Control	Data
15 14 13	12 11 10	9 8 7 6 5 4 3 2 1 0
M2 M1 M0	В І –	D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

These data are encoded as follows:

- B 0 spot off for positioning 1 spot on for drawing
- I 0 compute only1 compute and draw
- 0 to 3 control word end of page, spot centered, await SYDIS 0 1 mode 0 and mode 3 together 2 no operation load Z with DO-7 3 coordinate word 4 to 7 4 DX=0D0 - 9absolute next Y 5 DY=0D0 - 9absolute next X D0 - 9absolute next X 6 DX=1D0-4 relative next Y

D5 - 9

- D 0 to 7 coordinate data


See (1.2) for information on the display board, and (1.1.12)-(1.1.14) for information on the use of DRAM for transmission of data to the display.

relative next Y

Each complete scan, or page, of the display, is initiated by SYDIS, and the 9400-2 returns PGDIS at the end of the page, setting up the next page number to be displayed at L16, a D-type flip-flop, and loading the counters K19, K20, J19 to the first vector address.

Some of the control waveforms are shown in <1.1.16.2>; in order from top top bottom they are:

Y	Deflection of trace (for reference only)
SYDIS	Display synchronization
PGDIS	9400-2 signals page end
BYDIS	RAM busy/data ready
DDIS	9400-2 ready for new data
PDIS	load data clock



( )

Figure 1.1.16.2

### 1.1.17 Calibration Controller


This circuit sends an analog data stream comprising eight levels, using a DAC 800 12 bit DAC  $\langle 1.1.17.1 \rangle$ , supplied with 12 bit digital data, CDO - CD11, from the RR bus, via J22 and J26, clocked by PCAL  $\langle 1.1.12.1 \rangle$ . Three other channels of J22 transmit the clock lines  $\langle 1.1.15.1 \rangle$  to the CA bus, which controls the eight way analog switch H3  $\langle 1.1.17.1 \rangle$   $\langle 1.1.31.3 \rangle$ . This switch is enabled by CALEN, which is initiated by GCAL and RSEL  $\langle 1.1.12.1 \rangle$ .

The eight analog signals are generated in the following order <1.1.31.3>:

PCL	Probe calibrator level	<1.1.35.1>
CAL1, CAL2	Frontend calibration levels	<1.1.31.2>
TRIG LO	Low trigger threshold	<1.1.32.1>
TRIG HI	High trigger threshold	<1.1.32.1>
OFFSET 2	Channel 2 offset	<1.1.31.2>
OFFSET 1	Channel 1 offset	<1.1.31.2>
GAIN 2	Channel 2 gain control	<1.1.31.2>
GAIN 1	Channel 1 gain control	<1.1.31.2>
AUTIN T	Onguiner T Rain Control	1 4 4 L 1 J L 1 C/


J22 and J26, 74LS534s, hold the sample and hold address and the digital data for conversion by the DAC, which has two preset controls, for gain and for offset.

The signals are shown in  $\langle 1.1.17.2 \rangle$ , Channel 1 being ACAL, and Channel 2 being CALEN.



CALIBRATION CONTROLLER

Figure 1.1.17.1



SIGNALS FOR THE CALIBRATION CONTROLLER

Figure 1.1.17.2


### 1.1.18 RS232 Interfaces

There are two identical interfaces, port 1 and port 2, the first dedicated to plotters, and the second to control and data transfer.

The bytes for transfer are buffered on the S bus by L3, a 74LS245 bus transceiver. The S bus is connected to D0-7 of two 2661A dedicated RS232 ICs, L4 and L6, selected by pin 11, CE. The 2661As are clocked at 4.9152 MHz by K9.

Each RS232 interface contains four 8 bit registers, addressed by BA1-2. Port 1(2) uses interrupt level 3(4). Access time is 5 clock cycles at 8 MHz, i.e., 625 ns, and cycle time is 9 clock cycles at 8 MHz, i.e., 1125 ns.


A diagram of the RS232 connectors is given in (4).



RS232 INTERFACES

Figure 1.1.18.1

# 1.1.19 Minimum-maximum/multiplier Timing




MINIMUM-MAXIMUM/MULTIPLY TIMING

Figure 1.1.19.1

## 1.1.20 Minimum-maximum/multiplier System

This provides <1.1.20.1>:

- Calculation of minimum and maximum of a series of 16 bit data.
- Calculation of minimum and maximum of a series of pairs of 8 bit data.
- Calculation of a 32 bit product from two 16 bit data, the 16 lsbs of the product read first, and the 16 MSBs by a second access. The product is performed by selectable signed or unsigned data. For both functions, min/max and multiply, the data can be loaded by direct addressing or kept for another bus cycle (selectable).



MINIMUM-MAXIMUM/MULTIPLY CIRCUIT

Figure 1.1.20.1

# 1.1.21 Front Panel Control and Input Coupling Logic

#### 1.1.21.1 Introduction

These circuits  $\langle 1.1.21.1 \rangle \langle 1.1.21.1 \rangle$  have the following functions:

- Selecting the required couplings at the trigger and frontend.
- Illuminating the appropriate LEDs on the front panel to show the current function selections.
- Reading the positions of the front panel potentiometers.
- Reading the positions of the front panel rotary switches.
- Detecting any operations of the front panel push button switches.


This section should be read in conjunction with (1.5), which describes the front panel controls, (1.1.31), which describes the front end, and (1.1.32), describing the trigger.

## 1.1.21.2 Input Coupling Selections and Front Panel LEDs

The LEDs and frontend couplings are set up by a serial bit stream feeding serial-to-parallel shift registers on the front panel <1.5.4.1>, on SIN, clocked by SCK; pins 17, 18 of the front panel connector. Signals are sent only when something needs to be changed; for example, on auto, or normal trigger with a repetitive waveform, the READY and TRIGGED lights toggle, so that a steady stream of data is sent on SIN, which carries four bytes for the couplings and four for the LEDs. with a pause after each byte.


The serial data are generated at H9 <1.1.21.2>, a 74LS165 parallel load shift register, taking its clock rate from the binary counter G18, fed by the 8 MHz clock CK, and loaded by PR2.BRW.


The system clock CK creates the clock SCK at F17. The data are grouped into eight serial bytes. These data are carried on the line CSI  $\langle 1.1.21.2 \rangle$  to the digital frontend control  $\langle 1.1.31.2 \rangle$  and trigger control  $\langle 1.1.32.1 \rangle$ . From there the data go to G17  $\langle 1.1.21.1 \rangle$  whence SIN takes them to the front panel LEDs circuits  $\langle 1.5.4.1 \rangle$ .  $\langle 1.1.21.2 \rangle$  includes parts of the 9400-5 and 9400-1 boards.




FRONT PANEL CONTROL CIRCUITS

Figure 1.1.21.1








COUPLINGS AND LED CIRCUIT

Figure 1.1.21.2



SERIAL BIT STREAM CST/SIN AND CLOCK SCK-Figure 1.1.21.3 The signals are ordered as follows:

F4 F12 E6 E12 F G H I.

IC Selection signals - First 4 bytes

```
F4
     Chan 1
               50 ohm
<1.1.31.2>
               DC
               X1
               ÷10
               ÷100
               C16
                          X8 gain
               C17
                          X4
                          X2
               C18
                50 ohm
F12 Chan 2
<1.1.31.2>
               DC
                X1
                +0
                +100
                C26
                          X8 gain
                          X4
                C27
                C28
                          X2
                                                <1.1.35.1>
                          probe cal
                PRCAL
E6
<1.1.32.1>
                spare
                                                <1.1.31.1>
                          bandwidth
                BW1
                                                <1.1.31.1>
                BW2
                           bandwidth
                EXT/10
                           ext trig +10
                                                <1.1.33.1>
                          neg trig
                CTN
                CTP
                           pos trig
                spare
                           internal trigger channel 1
E12
                CTC1
<1.1.32.1>
                CTC2
                           internal trigger channel 2
                           external trigger
                CTE
                CTL
                           line trigger
                           DC coupled trigger
                CDC
                CDCHR
                           DC coupled HF reject
                           AC coupled trigger
                CAC
                           AC coupled LF reject
                CACLR
```

CACLR = CSO, which becomes SIN, driving F, for which see next page.


```
INT SAMPL interleaved sampling
F <1.5.4.1>
                          trigger on positive slope
                          trigger on negative slope
               CHAN 1
                          trigger on channel 1
source
               CHAN 2
                          trigger on channel 2
                          trigger on power line
               LINE
                          trigger externally
               EXT
                          externally trigger with +10 atten
               EXT/10
                          sequence of acquisitions
               SEQUENCE
G
mode
               AUTO
                          auto trigger
               MODE
               SINGLE
trig coupling
               AC
               LF REJECT
               HF REJECT
               DC
                READY
H
                TRIG'D
trig state
                OVERL'D
channel 2
                AC
coupling
                GND
                DC
                GND
                DC 50 ohm
                          DSO control mode
Ι
                REMOTE
                BANDWIDTH LT
                OVERL'D
channel 2
                AC
coupling
                GND
                DC
                GND
                DC 50 ohm
```

The clock SCK and the data stream CSI/SIN are shown in <1.1.21.3>.

#### 1.1.21.3 Potentiometers


The front panel potentiometers are multiplexed on the front panel board through 8-to-1 line analog switches <1.1.21.5>, which includes parts of the 9400-1 and 9400-5 boards, and  $\langle 1.5.2.1 \rangle$ , and received through pin 9of the 9400-1 connector on the serial analog data line AND. The sampling period is about 1.8 ms. The analog signals go to the LM311 comparator C17 <1.1.21.5>, whose other input comes from the DACO8 8 bit DAC, used as a counting ADC, with the binary counters B18 B19 C19 as the source of digital data. When the digital value reaches a certain value, the DAC output equals the AND level, and the comparator will change state, forcing a preset on the 74LS74 flip-flop. The second half of the flip-flop, clocked by the 4 MHz clock T2, will trigger the monostables H18, raising a level 1 interrupt on INT1. The CPU reads the data from the counter via the buffers B20 C20, which are enabled from BWR.PR2 via G19 pin 8. In addition to the front panel potentiometers this circuit measures five analog values from the analog section of the 9400-1 board.

The 24 analog levels in a typical case are shown in <1.1.21.4>.



ANALOG DATA STREAM "AND"


Figure 1.1.21.4



#### 1.1.21.4 Rotary and Push Button Switches


The rotary and push button switches are encoded <1.5.3.1> by the 3-to-8 line decoder on the 9400-5, with a period of about 1.8 ms, and the signals from the switch matrix, which arrive on FDO - FD11, are loaded by the three binary up/down synchronous counters B18 B19 C19 <1.1.21.7> (which at other times are used to feed the DAC (1.1.21.3)), feeding the octal buffers B20, C20, and thence the bus BDO-11. The load is made by the monostable F18, triggered by BWR.PR2 from G19, and terminated by FA4.FA5 via F19 pin 6 and a resistor diode chain. As an example of the waveforms to be expected, the signals on FDO are given for two cases <1.1.21.6>, "TRACKING" and "EXPAND A" pressed, top two traces, and "TRACKING" only pressed, bottom trace.

The signals for addressing the switch matrix and the analog switches on the 9400-5 are sent on FA1-5, from C18, a 74LS174 hex flip-flop, latching from BA1-5.



SIGNALS ON FDO IN A TYPICAL CASE

Figure 1.1.21.6



Sheet 9 ECO:1002

FRONT PANEL SWITCH CONTROL CIRCUIT

Figure 1.1.21.7

### 1.1.22 Battery Backup Circuit

The battery backup system powers one 6116 CMOS low power static RAM, with a capacity of 2 K bytes, at the odd addresses, i.e., the low order bytes, of the 68000. The other bytes would read as zero. The backup RAM is addressed at 1D0000 to 1D07FE. Access time is 5 clock cycles at 8 MHz, i.e., 625 ns. This circuit <1.1.22.1> is selected by PR5 (1.1.6) during the power up phase (1.1.3), and at times when new data need to be written to this memory, which stores all the settings of the 9400 DSO which are current at the time of power off.

The array of diodes ensures that the 6116 RAM receives the correct Vcc during normal running, and that while the DSO is off, its Vcc is in the standby range, which draws little current, while retaining the data for over one year at temperatures below 40C, on a fully charged battery. Charging current is drawn from the 9400-9B board (1.9), and is such that about forty hours use of the DSO must elapse before the battery is fully charged.


The BATT level goes to a2 of the DMA slot for use by the realtime clock on the 9401-2 (1.1.11) (1.12).

### 1.1.23 Temperature Measurement

On 9400-1 boards Rev D and after, there is a temperature measurement system. The digital value is read at 1A002C in the front panel area, after the last analog datum. The temperature is transduced by an NTC resistor, NT6; see bottom right of  $\langle 1.1.21.1 \rangle$ . The precision of the Celsius temperature is 2C or 10%, whichever is the greater. The logarithmic R-T relationship is approximated by the piece-wise linear algorithm:

	14	<	n	41	101C	>	T	>	84C
	40	<	n	216	85C	>	T	>	26C
-	215	<	n	241	27C	>	T	>	9C

Where n is the value from the front panel ADC (1.1.21), and T is the centigrade temperature. The algorithm is accurate to better than 1% in this range.



Sheet 7


ECO:1009

### BATTERY BACKUP CIRCUIT

Figure 1.1.22.1

#### 1.1.24 Timer

This circuit <1.1.24.1> provides a timer with a maximum period of about one minute. derived by counting down from T14, the 1.024 ms clock, using two 74LS393 dual 4 bit binary counters, H6 and H7, buffered by two 74LS374 octal buffers. The timer is used for several functions for which relatively long period is needed, timing e.g., Auto trigger, turning the off display in Normal trigger when no trigger appears, and putting messages on the screen.



TIMER

Figure 1.1.24.1

### 1.1.25 DMA Slot

The slot nearest the CRT on the right (1.1.11) carries the 9400-6 board in older 9400s, and in newer ones it carries the 9401-2 board. This slot provides direct memory access (DMA), and is foreseen as a means of expanding the versatility of the 9400, as well as a means of using a tester such as the 4928.

The slot addresses the interrupt levels 2, 6 and 7 (1.1.7), assigned as follows:


- 2 peripheral device, e.g. floppy disk
- 6 GPIB
- 7 test

From this slot the processor can be controlled by commands such as HALT, RESET, BOOT, DMA dialogue line.

#### Note

The basic version of the 9400A does not contain a GPIB board. In order to make it work with the present standard software, 2.06STD, a Schottky diode HP2835 is mounted on the DMA connector on the solder side of the 9400-1 board as indicated in Figure 1.1.25.1. It simulates the data acknowledge signal DTACK when the missing board is addressed by PRO, see 1.1.6.

Whenever a GPIB board 9401-2 is mounted for calibration with CALSOFT, this diode has to be removed first. It has to be resoldered once the GPIB board is removed, as otherwise the DSO would not boot up. It must also be pointed out that the basic 9400A locks up if the GPIB port is selected in the plotter setup menu.



Diode returning DTACK signal for the basic 9400A w/o the GPIB board.

Figure 1.1.25.1

# Analog Section of 9400-1 Board

# Contents

1.1.30	Introduction and Block Diagram
1.1.31	Frontends
1.1.32	Trigger
1.1.33	External Trigger
1.1.34	Calibration System
1.1.35	Probe Calibration
1.1.36	Input Overload Detection
1.1.37	Power Supplies

# 1.1.30 Analog Sections of 9400-1

#### Introduction

The 9400-1 board carries the main processor and many of the digital control functions of the 9400, as well as a number of analog circuits and mixed functions. They are shown in the block diagram <1.1.30.1>, and include:

- Input coupling selection each channel
- Front-end amplifier/attenuator hybrid:
  - Each channel, including:
  - Fine gain control
  - Coarse gain control
  - Bandwidth control
  - Trigger bleed off
- Trigger selection of:
  - Source
  - Coupling
- Self-calibration circuits
- Probe calibrator circuits

Where there are two systems, one for each channel, this manual will describe Channel 1; Channel 2 is identical.

Because the analog circuits are controlled by the digital part of the 9400-1 board, it is necessary to look at several sections, particularly (1.1.17) and (1.1.21).

# Important Distinction between the 9400 and the 9400A

In order to increase the bandwidth for the Model 9400A, the gain on the 9400-3A ADC board is slightly decreased (ECO 1004 for the 9400-3A board). For this, the feedback resistor between pin 18 and pin 8 of the HSH202 is changed from 1 k $\Omega$  to 910  $\Omega$ . This loss of gain is compensated for at the HVV output (pin 22) by replacing the 43  $\Omega$  resistor to 39  $\Omega$  (ECO 1016 for the 9400-1 main board). The resistor R at the HVV output defines the gain between the front-end and the ADC as:


gain between front-end and ADC = 
$$\frac{R}{R + 50}$$

In addition, HVV at ECO 1003 has to be used on 9400-1 at ECO 1016. Therefore, be careful not to mix these ECOs between the 9400, the old with the 9400-3 and the new with the 9400-3, and the 9400A. The possible configurations are listed below:

9400 with old 9400-3	9400-1 at ECO 1015 with 43 $\Omega$ at HVV output.
9400 with new 9400-3A	9400-1 at ECO 1016 with 39 $\Omega$ at HVV output HVV at ECO 1003. 9400-3A at ECO 1004 with 910 $\Omega$ S/H feedback.
	OR
	9400-1 at ECO 1015 with 43 $\Omega$ at HVV output 9400-3A at ECO 1003 with 1 k $\Omega$ S/H feedback
9400A	9400-1 at ECO 1016 with 39 $\Omega$ at HVV output HVV at ECO 1003 9400-3A at ECO 1004 with 910 $\Omega$ S/H feedback

If resistors have to be changed to prepare a board for one of the four configurations above, make sure that:

- the overall gain (front-end + ADC) is within limits. Check this by using the internal test "gain curves" for all sensitivities and BW ON and OFF. See the internal tests, Section 3.1.7. The overall gain for all sensitivities can be readjusted by changing the resistor at the HVV output.
- the HF overshoot is within limits, see adjustment 2.4.3.4. If the feedback resistor on the ADC board is changed, the capacitor parallel to it MUST be readjusted.



ANALOG BLOCK DIAGRAM

Figure 1.1.30.1

### 1.1.31 Frontends

#### 1.1.31.1 Introduction

The outline for one channel is shown in <1.1.31.1>. Bracketed data refer to Channel 2. The input stages are based on the LeCroy hybrid HVV200, which contains accurate high frequency amplifiers with variable gain, and circuits to switch gain ranges and bandwidth.


### 1.1.31.2 Input Coupling and Protection

The signal from the input socket is switchable by relay from the 50 ohm to the high-Z input of the HVV200. The 50 ohm input is also connected to CAL1 (CAL2), for the purpose of calibration, which takes place whenever a channel control or bandwidth control is changed. A signal presented by CAL1 (CAL2) is digitized by the channel, and the resulting information enables the processor to adjust the channel until the result is correct.

The digital control lines are shown in  $\langle 1.1.31.2 \rangle$ , while the analog controls are in  $\langle 1.1.31.3 \rangle$ .

AC/DC selection is by relay. Diodes type HP2810 and BAV45 provide protection of the hybrid against overload on the high impedance input. The 50 ohm resistors and the hybrid are protected by thermocouples on the resistors, which feed the overload detection circuits (1.1.36). In addition, a series 18 ohm resistor is added, followed by two clamping diodes type BAW62, to protect the 50 ohm input of the hybrid.

The HVV200 uses considerable power, and requires a substantial heat sink.



Sheet 14 ECU: 1007

### 1.1.31.3 HVV200 Hybrid

The HVV200 hybrid contains circuits to control:

- Stepped attenuation
- Continuously variable gain
- Continuously variable offset
- Bandwidth limit

The internal functions of this hybrid will not be described in this manual.

The control lines are <1.1.31.1>:

CS11-18	(21-28)	CS1-8	digital	<1.1.31.2>
OFF1	(OFF2)	offset control	analog	<1.1.31.3>
GAIN1	(GAIN2)	gain control	analog	<1.1.31.3>
BW1	(BW2)	bandwidth control	digital	<1.1.32.1>
C16-18	(26–28)	stepped attenuate	digital	<1.1.31.2>

The output of the HVV200 goes to an SMB socket on the 9400-1; a coaxial cable takes the signal from there to the input of the 9400-3 ADC board (1.3). The output also drives an emitter follower which feeds the trigger line TCH1 (TCH2) for the internal trigger function.

The functions of the HVV200 are shown in <1.1.31.1A>.

### 1.1.31.4 Control Lines

The various digital control lines are buffered by TTL logic, except for the relay drivers <1.1.31.2>.

For derivation and use of the SCK and CSI signals see (1.1.21).





Figure 1.1.31.1A



DIGITAL FRONTEND CONTROL

Figure 1.1.31.2

# 1.1.31.5 Digital Frontend Control

The control lines for the frontends are derived from CSIP  $\langle 1.1.31.3 \rangle$  (1.1.21.1)(1.1.21.2) (which include complete schematics for the controller, and typical waveforms), via the serial-to-parallel shift registers F4 and F12, clocked by SCKP (same references). The lines from F4 and F12 are decoded into the C11-13, CS11-18, C21-23, CS21-29.  $\langle 1.1.31.2 \rangle$ .


C11 C12	DC DC	AND	50 ohm
C12	X1	AND	NOT 50 ohm
CS11	÷100	AND	50 ohm
CS12	<b>÷1</b> 0	AND	50 ohm
CS13	X1	AND	50 ohm
CS14	50 ohm	AND	NOT CS13
CS15		NOT	50 ohm
CS16	<b>÷1</b> 0		
CS17		NOT	SC16
CS18	÷100		


# 1.1.31.6 Analog Frontend Control

These circuits  $\langle 1.1.31.3 \rangle$ , control the analog functions of the HVV200 hybrids:

	GAIN1	Channel 1 gain control
	GAIN2	Channel 2 gain control
_	OFFSET1	Channel 1 offset
_	OFFSET2	Channel 2 offset
	CAL1	Channel 1 calibration signal
	CAL2	Channel 2 calibration signal
	TRIGHI	Upper trigger threshold (1.1.32)
_	TRIGLO	Lower trigger threshold (1.1.32)

These signals are demultiplexed by the DG508 8-way analog switch H3, addressed by CA1P-CA3P, derived from CA1-3, and enabled by CALEN (1.1.17). Note that PCL goes to the probe calibrator (1.1.35). The analog signals are buffered by op-amps G5 and G6, the calibration lines needing pairs to get enough drive, with protection against damage from channel input signal overdrive. The signals ACAL and CALEN are shown in  $\langle 1.1.17.2 \rangle$ .





TRIGGER CONTROL CIRCUITS

### 1.1.32 Trigger Circuits

The 9400 DSO provides for internal trigger (1.1.31.3), line trigger (1.1.8), and external trigger at two sensitivities (1.1.33). Since it is extremely important, in view of the need to sample at very high rates, especially the effective rate with random interleaved sampling (RIS), to achieve accurate timing, the trigger modes must be switched with switches which cause little delay to the signal.

These are provided by diode bridges <1.1.32.1>. Their inputs are on the left, and their outputs are on the right, with the diodes in the conducting state for an "on" switch. The switches are driven from the parallel output shift register E12, a 74LS164. The outputs drive the transistor triples such as Q15-17, so that when a shift register output is low, Q15-16 conduct and cut off the diodes.

The four trigger inputs are:

- LTR <1.1.8.1> 50/60 Hz square wave - TCH1 <1.1.31.1> int trig from HVV200 output - TCH2 <1.1.31.1> int trig from HVV200 output
- ETR <1.1.33.1> ext trigger front panel input

The outputs from the four switches on the left of  $\langle 1.1.32.1 \rangle$  are in parallel, and feed the four coupling selectors on the right, again controlled by E12. The options are:

- CACLR AC coupled, low frequency reject
- CAC AC coupled
- CDCHR DC coupled, high frequency reject
- DC DC coupled

The outputs from these second switches go to the two comparators of the LeCroy MVL407, and thence to the ECL output stage A13, whose complementary outputs go to two SMB connectors which feed the timebase board, 9400-4 (1.4.8).


The MVL407 is controlled by the levels TRIGHI and TRIGLO, which are derived from G4,  $\langle 1.1.31.3 \rangle$ .

The controller for the shift registers E6, E12 is described in (1.1.21.1)(1.1.21.2).

### 1.1.33 External Trigger

The external trigger <1.1.33.1> feeds A3, a LeCroy hybrid which contains a switchable attenuator, controlled by the ATT lines, pins 6 and 7, and a comparator, feeding Q5, from which the ETR line goes to the trigger switches <1.1.32.1>. The attenuation is switched by E5, controlled by E6, the second parallel shift register in <1.1.32.1>.

Compensation and diode protection are provided at the external trigger input.



EXTERNAL TRIGGER CIRCUIT


Figure 1.1.33.1

# 1.1.34 Calibration System

The 9400 DSO employs a system of auto-calibration for the gain of each channel, so that the sensitivity of each channel is always known, even when the fine gain control is not at its X1 position. The calibration takes place at power up, and is repeated every time any front panel control is adjusted.

This is accomplished by means of the CAL1 and CAL2 levels applied at the 50 ohm inputs of the frontends <1.1.31.1> and generated from the analog demultiplexer <1.1.31.3>, from the analog data stream ACAL <1.1.17.1>. The digitization of CAL1 and CAL2 provides the processor with information on the overall gain of the channels, from the input to the digital bus. Clearly the system relies on the accuracy of the input resistors and of the DAC and the transmisson of ACAL to the frontend.

The system is summarized in  $\langle 1.1.34.1 \rangle$ .



CALIBRATION SYSTEM

Figure 1.1.34.1

#### 1.1.35 Probe Calibrator

This circuit <1.1.35.1> drives the calibrator output on the front panel, providing a square wave or a DC level of accurately known amplitude. The circuit is based on a CA3046 transistor array, with the pair used in long tail connection. The output transistor has feedback to the base to define the gain, and to enable frequency compensation to be included.

The slider of the preset potentiometer is connected to ANI46, one of the analog input lines which are fed back on the front panel board (1.5.2) via an analog switch to the 9400-1 (1.1.21.3) for measurement.

The lines PRCAL and T14  $\langle 1.1.15.1 \rangle$  can be used to control the CAL output. PRCAL  $\langle 1.1.32.1 \rangle$  E6 is high for a square wave output, and low for DC. T14 is a square wave of period 1.024 ms, derived from the 8 MHz clock (1.1.15). PCL is derived from the analog controller G4  $\langle 1.1.31.3 \rangle$   $\langle 1.1.17.1 \rangle$ .

The amplitudes available are:

- into 1 Mohm 0 to 5 V DC or square wave into 50 ohm 0 to 0.5 V DC or square wave

The DC levels are available only under control of DSO tester.

The risetime is about 75 ns, with a fall-time of about 200 ns.





Figure 1.1.35

# 1.1.36 Overload Protection 50 Ohm

In order to avoid overheating of the 50 ohm input resistors, which could permanently alter their value, they are each provided with a thermocouple, connected to an operational amplifier <1.1.36.1>, which sends a DC level via ANI40 or ANI38 to the analog switch on the front panel board <1.5.2.1> E, which delivers the levels the 9400-1 board (1.1.21.3) for assessment. Each amplifier has a preset offset control. T are resistors selected to set the gain.




50 OHM OVERLOAD PROTECTION

Figure 1.1.36.1

# 1.1.37 Power Supplies

The precision levels needed by the analog circuits are provided by four regulators  $\langle 1.1.37.1 \rangle$ , situated near the center of the 9400-1 board. These regulators also provide low frequency noise rejection for the supplies to critical circuits. The two 12 V regulators, F10 and F11, must be matched for voltage output.



Sheet 16 of 16 ECO: 1010

9400-1 POWER SUPPLIES

Figure 1.1.37.1

# 1.2 9400-2 Display Board

# Table of Contents

1.2.1	Introduction
1.2.2	Bus Servicing and Decoding
1.2.3	X and Y DACs for Position
1.2.4	Luminance DAC
1.2.5	Reset and Protection Circuits
1.2.6	Deflection Processing - Rate Integrators
1.2.7	Deflection Processing - Linearity Correction
1.2.8	Deflection Processing - Power Amplifiers
1 2 0	CDT Down Supplies

#### 1.2.1 Introduction

This board controls the CRT display, taking digital data from the 9400-1 bus, converting them to analog form, and producing signals to control the position and brightness of the spot on the screen. (The spot position will be referred to in this section even for the case where the beam current is turned off, to avoid circumlocution).

The image consists of a number of straight lines - vectors - making up one scan, or page, of the display, the pages being repeated at the frequency of the public power supply, 50 Hz or 60 Hz, which means that any stray magnetic fields at that frequency will not cause the image to wobble - only a steady deflection will be seen, which is much less objectionable, especially as the grid and waveforms will be distorted equally. The vectors are all drawn at about the same speed, so that a constant trace intensity is simply obtained.

Each page of the display consists of a number of vectors, some of which are visible, while others, used when non-contiguous parts of the image are to be drawn, are invisible. The vectors can be further classified into vertical, horizontal, and sloping lines, each requiring different data from the 9400-1.

The analog position signals are generated by X and Y DACs, as are the velocity data, but the velocities are further processed by two EPROMs, which give the components of velocity needed to make sloping lines. The resultant speed of the spot on the screen is always the same, which simplifies the brightness control, and also means that for each component, the maximum rate is the same, simplifying amplifier design.


The CRT is magnetically deflected, which enables a large screen to be used, with a high final anode potential giving a sharp, bright trace; since the scan is not in real time, the image forming system can be optimized entirely for image quality with no compromises of the kind which arise with high writing speeds. The resolution of the display is 10 bits, 1024 points, on each orthogonal axis, the center, corresponding to zero yoke current, being at (512,512). The deflection processors include corrections for the non-linearity of the current position relationship.


The amplifiers must be capable of handling considerable power, because the load is inductive, which means that the theoretical class B efficiency with resistive load cannot be approached.

If an unsuitably long time base period is chosen, there will be so many waveform cycles to be drawn that the page may take more than one, or even more than two or three line cycles, in which case the scanning frequency drops to the next possible sub harmonic of the line frequency, resulting in unpleasant flickering. With any realistic settings this effect will not occur.

As well as controlling the screen image, the 9400-2 generates the DC levels needed by the CRT for accelerating and focusing the electron beam, as well as some of the protection circuitry which prevents the phosphor from being damaged in a variety of circumstances, some which occur during normal running of the DSO, and others which would arise as a result of a fault.

The main functions of the 9400-2 board are shown in the block diagram  $\langle 1.2.1.1 \rangle$ ; they will be described roughly in order from bus to deflection coils. Further information will be found in (1.1.16) which describes the display controller.





Sheet 1 Eco: 1004

9400-2 DECODING CIRCUITS

Figure 1.2.2.1

### 1.2.2 Bus Servicing and Decoding

The 9400-2 uses 16 bus lines  $\langle 1.2.2.1 \rangle$  of which the 10 LSBs are used as follows:

- DO-7 brightness control of spot on screen
- DO-9 position of spot on screen

while the 5 LSBs are used for mode control purposes:

- D11 O spot move 1 spot leave
- D12 O spot off 1 spot on
- D13-15 decode to 8 image control functions:
  - 0 page end, center spot, wait for SYDIS
  - 1 mode 0 and mode 3 together
  - 2 NOP
  - 3 load spot intensity DO-7
  - -4 DX = 0 Y position D0-9
  - 5 DY = 0 X position D0-9
  - -6 DX = 1 Y position D0-9
  - -7 DX = D5-9 DY = D0-4

In addition, there are several control lines to and from the 9400-1:


### 9400-1 to 9400-2:

- CK 8 MHz clock
- RESET general 9400 reset, await SYDIS
- SYDIS start page, 50/60 Hz
- BYDIS O RAM busy, 1 data ready
- PDIS load data clock


### 9400-2 to 9400-1:

- PGDIS end of page acknowledge
- DDIS ready for next data
- PGD display blocked

The 10 bit image deflection data go to the three 74LS96 asynchronous 5 bit shift registers, D3-5, which send a serial stream to the 74LS96 shift registers E4 F2 G6 H2 I4 I3, the flip-flops E3 F1 G5 H1, and on to the DACs. The luminance data go straight to the buffer J4, and thence to the Z-DAC J3.



The parallel data from the final registers F1, G5 and H1, <1.2.2.1> are used by the 10 bit X and Y DACs G4 and G2, to make the analog position data for the next spot position <1.2.3.1>, the signals going respectively to the X and Y deflection processors. The S data from E3 and F1 go to the 2 K byte EPROMs E1 and E2, which contain conversion tables which convert the input data to X and Y velocities, with 8 bit precision. The VX and VY signals go to the two deflection processors (1.2.6).




X AND Y DACS FOR POSITION AND VELOCITY

This diagram <1.2.2.2> shows the control signals for a simple example of a display, including one grid, and one trace with the accompanying settings data. The first picture shows the actual screen image on one 9400 DSO. The other pictures are taken from a second DSO which probed first. The signals shown are (from top to bottom):

Y The vertical deflection signal
SYDIS Display sync
PGDIS Page end
BYDIS RAM busy/data ready
DDIS 9400-2 ready for next data
PDIS data strobe

It will be seen that there is more activity than the number of vectors would seem to require - this is because long vectors are drawn in segments of no more than a quarter of the screen size.


The 8 bit DAC J3 is loaded from the register J4, clocked by C1, at a slightly different time than the clocking of X and Y <1.2.4.1>, a subtle effect of the deflection coil impedance, so that turning the trace on and off coincides exactly with the change in velocity of the spot. Note that Z actually cuts off the beam between vectors for a very short time, so that the Z waveform consists of flat sections with spikes. Z goes more negative to increase brightness. The Z line is pulled up <1.2.5.1> in the event of various problems which would cause phosphor damage. The 9400 DSO does not have a means of detecting scan loss, so power should never be applied unless both deflection coils are in place.



LUMINANCE DAC FOR Z

This diagram shows the brightness signal for the same screen as in <1.2.2.2>. The functions shown here are (from top to bottom):

Y Vertical deflection signal
Z Brightness signal, negative excursion = brighter
TP11 Z DAC test point, positive excursion = brighter




#### 1.2.5 Reset and Protection Circuits

RESET is the general 9400 DSO reset, which is held low during power up reset (1.1.3) and during auto reboot (1.1.2) should that event occur during DSO operations. If the RESET line goes low  $\langle 1.2.5.1 \rangle$  the spot is taken to the middle of the screen, by XA, YA, XB, YB  $\langle 1.2.8.1 \rangle$  and the beam is cut off by Z.

The RESET line goes to a 2N5962 emitter follower, which, with the 1N748A Zener diode, produces a small negative potential at AMPL OFF. If RESET goes low, AMPL OFF turns on Q41-42, and Q51-52, pulling YA, YB and XA, XB toward ground, and cutting off the signal to the output stages of the deflection amplifiers. At the same time, Q66 turns on, making Z go sufficiently positive to cut off the CRT beam current.

The thermal switch will have the same effects, if the temperature of the heat sink of the power MOSFETs in the power amplifiers should reach 80 C.


In the event of the +5 V line going down, AMPL OFF is pulled down as for a reset, cutting off beam and deflection. Several other protection modes are provided on the 9400-7 CRT board (1.7), to protect the sensitive CRT phosphor.



RESET AND PROTECTION CIRCUITS

### 1.2.6.1 Principal of Operation

The function of the rate integrators is to produce a succession of linear ramps at the right rate for moving the CRT spot between successive X and Y points. The basic idea is that the integrator is presented with velocity data, and final position data as shown in the notional diagram of the principle <1.2.6.1>. The integrator ramps until the comparator toggles, at which point the process stops and new data are requested.



## 1.2.6.2 Actual Integrator Functions

There is one rate integrator for each deflection axis; as they are identical, only one will be described <1.2.6.2>. The position signal X passes through the buffer I1, and drives the base of Q26. The rate signal VX drives the emitters of Q19-20, one of which will be on. Note that the current mirror Q16-20 has the extra transistor Q18, so that the accuracy of the current match is greater than in a simple mirror, where the two currents differ by one base current.

The precision high stability 150 nF capacitor charges at a constant rate, driving the follower Q21, which passes on the signal for further processing. This signal is also fed back via a Zener diode to Q25 base.


Because one LSB of the position DACs corresponds to only 4 mV, several pairs of transistors must be matched to this accuracy. The pairs are:


Q1-2 Q4-5 Q12-13 Q16-17 Q19-20 Q27-28.

While the capacitor is being charged or discharged during a vector, the long tail pair Q25-26 will hold one transistor on and one off, in each pair, Q19-20, Q27-28 and Q29-30. Therefore, one transistor will pull EOVX high. Note that EOVX and EOVY are wire ORed, and they act on the CLEAR of D2 pin 1. When the voltages at T9 and T10 become equal, neither Q29 nor Q30 will conduct, because the b-e drop of Q29-30 plus diode drop BAV45 is more than the voltage across the 240 ohm resistor. Thus EOVX will drop, and clear D2, disabling the EPROMs via C2 pin 13. The wire OR means that although circuit tolerances will cause either X or Y to terminate first, the trace will then disappear, so that a little kink at the end is not seen.

EOVX/EOVY therefore show a succession of narrow spikes at T2 in a working system. C2 pin 10 drives C1 to turn off Z, which also makes a spike at the end of each vector.

The waveform from the Y deflection DAC  $\langle 1.2.6.3 \rangle$  is shown with the eventual deflection signal for the same case as in  $\langle 1.2.2.2 \rangle$ .








#### 1.2.7 Deflection Processing - Linearity Correction

The deflection system in a magnetically deflected CRT is complicated by the fact that the angle of beam deflection is, in principle, proportional to the yoke current, while the displacement on the screen is roughly proportional to the tangent of the deflection angle, as the screen is nearly flat. Some corrections can be made by careful yoke design, but there remains a non-linearity which must be corrected, although the linearity need not be absolutely perfect, because the grid and the waveforms are generated by the same system. Nevertheless, a good appearance of linearity is desirable.

To counteract the increasing rate of change of TAN A at higher A, the correction circuits <1.2.7.1> increase the negative feedback at higher deflections, through the non-linearity of the diodes at op-amp J1 pins 1 and 2. The other half of J1 provides an inverting buffer and a means of presetting the gain to the correct value. Offset is adjustable by a movable pick-off from the Zener diode.







# 1.2.8 Deflection Processing - Power Amplifiers

The X and Y amplifiers are linear amplifiers which use feedback from the 1 ohm resistor in series with the deflection coils  $\langle 1.2.8.1 \rangle$  to produce an output current which is proportional to input voltage, the gain being 1A/V.

The input stage Q58-61, is a high gain subtraction stage, whose output is the difference between the input and the feedback. Q57 is follower to feed the driver stages Q49 and Q54 via the level shifters, which each comprise a Zener diode and a resistor. The drivers feed power MOSFETs, which supply the deflection current. Because these devices have large gate capacitance, substantial drive current is needed.

To protect against excessive current demand upon the MOSFETs the two 0.5 ohm current sensing resistors feed back a signal which turns on Q50 and Q53 if the current reaches a preset limit.

To keep a standing current in the MOSFETs in the absence of drive (for no feedback system can work if there is no gain) the 5 k potentiometer is adjusted to drive the current mirrors Q47-48 and Q55-56 at the correct level.

Catching diodes are provided on the MOSFET gates, and also on the drains, to guard against inductive effects from the load. Note that voltage waveforms measured in the amplifier will, in general, have more spikes than the input voltage and output current signals, because of the inductive load. A 27 pF capacitor across the load gives high frequency stability.

Waveforms for a display with one simple waveform and a grid are shown in <1.2.8.2>, in which the top part of the diagram shows what appears on the screen, while the middle two sections show signals obtained by probing with a second 9400 DSO, Y deflection above, and X deflection below. At the bottom the Z signal is included; it goes more negative to increase brightness.

From right to left can be seen the X and Y waveforms which produce:

horizontal grid lines, vertical grid lines, various small features, the displayed waveform.

## 1.2.9 CRT Power Supplies

## 1.2.9.1 Introduction

The CRT requires several power supplies at different voltages, for the cathode, the control grid, the electron gun, including focusing, and the final anode. These are all supplied by an oscillator based circuit on the 9400-2 board  $\langle 1.2.9.1 \rangle$ .

The supplies are as follows:

heater for cathode15 V DC

- cathode, from luminance circuit

- focus electrode variable DC

final anode 11 kV DC

The distribution and control of these supplies is described in (1.2.4) and (1.7), as well as in this section.


#### 1.2.9.2 Oscillator

The oscillator which drives the EHT generator is 3524 single chip device which is timed by an RC time constant, connected at pins RT and CT of the 3524. The RC voltage is sensed by a comparator, whose reference is derived from an error amplifier, the shutdown control being unused in this application.

In uncontrolled free running oscillation the device would generate pulse at the transistors SA and SB, with a half cycle difference; in this application they are wire ORed so that the effective output frequency is doubled. The duty cycle of these pulses is a function of the comparator reference level.

In fact, the behavior of the oscillator is considerably modified by the various feedback loops provided. These are described in the next section.

# TRANSFORMER PINDUT: TOP VIEW (COMPONENT SIDE)



Sheet 7 of 8 Eco : 100 4

CRT POWER SUPPLIES

#### 1.2.9.3 EHT Driver Stage

This is the part at the bottom of the schematic. The SA+SB output drives the complementary emitter follower pair, Q62-63, to give the current drive to the MOSFET F5, which although in principle a voltage driven device, has a large interelectrode capacitance which requires current if a fast risetime is needed. The saturated transformer allows a current ramp in the MOSFET, which is suddenly turned off by Q63. The stored energy is used at the secondary to drive the following:

- BG1895 multiplier to generate final anode voltage
- LM60 and reservoir to generate 600 V
- MR816 and reservoir to generate 60 V

The SB360 in the FET drain path prevents the built-in reverse protection diode of the FET from damping the oscillation of the transformer after one half cycle. The oscillation would in fact continue for several cycles, but for the way the feedback comes into play.

#### 1.2.9.4 Feedback Controls

- Feedback from B on the transformer, via a long tail pair eventually reaches a 2N5770, which discharges the timing capacitor at pin CT, prematurely ending the timing cycle.

- Feedback from FET source. This is a current sensor, feeding the +SENSE input of the oscillator, to control current limit.
- Feedback from UF, the multiplier input, to the inverting input of the error amplifier, gives stabilization of the EHT voltage, since the impedance of the multiplier is low relative to that of the CRT. If the current demand of the CRT is raised or lowered because the brightness controls are adjusted, or because the complexity of the image is changed, the UF voltage trips the comparator at a different time, altering the duty cycle at SA+SB.

# 1.3 9400-3 and 9400-3A ADC Boards

## Table of Contents

There are two types of ADC boards in the 9400 and 9400A oscilloscopes as follows:

9400-3 boards: in 9400s with serial numbers up to about 87200 (October 87),

9400-3A boards: in 9400s with serial numbers above about 87200 (October 87 and in all 9400A oscilloscopes.

This chapter was written for the 9400-3 board: for the 9400-3A, some supplementary sections are included. See Figures 1.3.1A and 1.3.2A.

The two boards are interchangeable, (with one minor modification described below), because the timings of the 9400-3A have been made to emulate those of the 9400-3, even though the ADC circuits are completely different.

1.3.1	1.3.1	Functional Outline
1.3.2	1.3.2A	Clock Management
1.3.3	1.3.3	Track-and-hold
1.3.4		Dual-rank ADC, Functional Outline
1.3.5		First-rank ADC
1.3.6		Second-rank ADC and Rank Merging
	1.3.4A	Single-rank Flash ADC
1.3.7	1.3.7A	Frequency Reduction and ECL to TTL
1.3.8	1.3.8	Multiplexing into the RAMs
1.3.9	1.3.9	Memory Control and Direct ADC Read
1.3.10	1.3.10	Memory Array and Readout Buffers

# Important Distinction between the 9400 and the 9400A

In order to increase the bandwidth for the Model 9400A, the gain on the 9400-3A ADC board is slightly decreased (ECO 1004 for the 9400-3A board). For this, the feedback resistor between pin 18 and pin 8 of the HSH202 is changed from 1 k $\Omega$  to 910  $\Omega$ . This loss of gain is compensated for at the HVV output (pin 22) by replacing the 43  $\Omega$  resistor to 39  $\Omega$  (ECO 1016 for the 9400-1 main board). The resistor R at the HVV output defines the gain between the front-end and the ADC as:


gain between front-end and ADC = 
$$\frac{R}{R + 50}$$

In addition, HVV at ECO 1003 has to be used on 9400-1 at ECO 1016. Therefore, be careful not to mix these ECOs between the 9400, the old with the 9400-3 and the new with the 9400-3, and the 9400A. The possible configurations are listed below:

9400 with old 9400-3	9400-1 at ECO 1015 with 43 $\Omega$ at HVV output.
9400 with new 9400-3A	9400-1 at ECO 1016 with 39 $\Omega$ at HVV output HVV at ECO 1003. 9400-3A at ECO 1004 with 910 $\Omega$ S/H feedback.
	OR
	$9400{-}1$ at ECO 1015 with 43 $\Omega$ at HVV output $9400{-}3A$ at ECO 1003 with 1 $k\Omega$ S/H feedback
9400A	9400-1 at ECO 1016 with 39 $\Omega$ at HVV output HVV at ECO 1003 9400-3A at ECO 1004 with 910 $\Omega$ S/H feedback

If resistors have to be changed to prepare a board for one of the four configurations above, make sure that:

- the overall gain (front-end + ADC) is within limits. Check this by using the internal test "gain curves" for all sensitivities and BW ON and OFF. See the internal tests, Section 3.1.7. The overall gain for all sensitivities can be readjusted by changing the resistor at the HVV output.
- the HF overshoot is within limits, see adjustment 2.4.3.4. If the feedback resistor on the ADC board is changed, the capacitor parallel to it MUST be readjusted.



BLOCK DIAGRAM OF 9400-3 ADC BOARDS

Figure 1.3.1.1

#### 1.3 9400-3 ADC Boards

Each DSO contains two of these boards, one for each analog input channel. The functions of these boards are to:

- Track and Hold analog data from preamplifiers
- Convert held samples to 8-bit words
- Write 8-bit words into 32K RAM at current address
- Hold digital data in RAM until required
- Read 32K RAM and send data to processor

#### 1.3.1 Functional Outline of the 9400-3

The main functions of the ADC boards are shown in <1.3.1.1> and they will be described in a progression from the analog input to the memory output to the bus. It will be seen from the schematic (8.3) that there are many preset controls on the ADC boards. These must not be adjusted in the field; each one requires calibration using LeCroy test gear designed for this board. Furthermore, changing hybrids and other parts at the front-end of these boards will also create a need for recalibration.

The 9400-3 boards are controlled by the 9400-4 board, which sends clock signals, control signals, and addresses to the 9400-3. There are two groups of clock signals, the fast clock, CK, which is always 50 MHz or 100 MHz, which governs the track hold and ADC, and the memory writing clock, CKR, which with SYNC, runs at a wide range of frequencies to accommodate the many different time-base settings of the 9400. Thus at all but the fastest time-base settings, the 9400-3 makes many more samples than are actually used by the DSO.

Because, at many of the faster settings, the static RAMs cannot keep up with the supply of samples, the data are multiplexed, at first into two streams, then into 16, so that each memory IC is exercised relatively infrequently. The data are buffered into the 9400-1 in two ways. In normal mode the data would be written into the static RAMs during an acquisition, and read out afterwards. In roll mode, which is employed at the very slowest time-base settings, the data are sent straight to the 9400-1 board for processing on to the display.

A table relating clock rates to time base settings will be found in (1.4).


## 1.3.2 Clock Management

The analog sections of the 9400-3 board use three lines of the clock bus,  $\langle 1.3.2.1 \rangle$  pins 2 and 3, CK, which are anti-phase 100 MHz or 50 MHz signals, and pin 5, RATE, which is a level which is high for 100 MHz, low for 50 MHz. All the clock bus signals are generated on the  $9400-4 \langle 1.4.6.1 \rangle$ .

ECL line receivers A1 transmit the clock to the HSH202 sample-and-hold via the long tail pair Q3-4. There are four preset adjustments associated with this circuit:


- P1 Adjustment of track hold ratio
- P4
- P5
- 1-5 pF These three adjustments are tuned up during manufacture to minimize two unwanted effects in the sample-and-hold circuits. These are:
- Recovery spikes, which are glitches that could appear in the analog output as a result of digital breakthrough at the transitions between track and hold.
- Track hold step, an unwanted level shift that can occur between the track phase and the hold phase.

The clock also goes to Q2, which is saturated, and acts as a level shifting diode, and Q1, an emitter follower to drive the 75  $\Omega$  delay line which is needed to time the functions of the dual-rank ADC. The RATE level at A2 is used to select the clock rate to the second-rank ADC B6.



9400-3 CLOCK MANAGEMENT

Figure 1.3.2.1



9400-3A BOARD

FIGURE 1.3.2A

## 1.3.2A Clock Management

The CK bi-phase clock from the clock bus, pins 2 and 3, drives three circuits -

- The sample-and-hold hybrid, A4, a HSH 202
- The 8-bit flash ADC, C6, a HADC7720
- The digital delay, B2, B3, C3, C4, C5

The ADC is clocked at either 100 MHz or 50 MHz depending on the time-base setting. The clock-bus line RATE, pin 5, is high for 100 MHz and low for 50 MHz. All signals on the clock bus originate on the 9400-4 board.

ECL line receivers transmit the clock to the HSH202 via the long-tail pair Q5, Q6. There are four preset controls in this part of the board -

- P1 Adjustment of the track:hold ratio
- P4
- P5 These three controls are tuned during manufacture to

- 1-5 pF ) minimize track-and-hold problems

The clock also drives the delay line A2, from which A3 produces a clock for the ADC, and a clock for the delay circuits. The ADC clock is timed to clock the ADC correctly with respect to the sample-and-hold.


The ADC clock is unbalanced and has a duty cycle of about 60%. The extra time between the "hold" and the "decode" enables the digital values to settle with sufficient reliability so that fliers are not a problem.

#### 1.3.3 Track and Hold

These functions are based on the HSH202 hybrid which was developed at LeCroy SA. The circuit <1.3.3.1> contains an accurate amplifier with high gain, and a gate/hold function. In the track function, the device acts as an amplifier with two outputs, one used to feed the ADCs, (pin 15) and the other for feedback, via the compensation trim RC network. There are two presets for the HSH202, neither of which is field adjustable without the special test gear for the 9400-3 board. The presets are:

- P3 Hold rise/droop adjustment.
   At the correct setting, the output voltage neither drifts up nor drifts down during the hold phase.
- 0.5-2.5 pF Amplifier compensation, set to give maximum bandwidth without undue overshoot on step responses.

The clock inputs are used to make the transitions between the track phase and the hold phase.



TRACK AND HOLD SCHEMATIC AND BLOCK DIAGRAM

## 1.3.4 Dual-rank ADC Functions


The 9400 uses dual-rank ADCs in the 9400-3 ADC boards, because the manufacture of a sufficiently fast and accurate ADC by other methods is impracticable. The successive approximation method is too slow, while an 8-bit flash ADC would require 255 fast comparators, as well as 255 accurate levels and a fast encoder to encode the result on to eight lines.

The dual-rank system is a compromise which takes advantage of the speed of the flash method, while restricting the size of each rank to a manageable level. The principle is shown in <1.3.4.1>, and although it looks fairly simple, its accurate implementation at high signal and sampling frequencies is far from easy.

The basic idea is to make a fast coarse conversion of the data, and then to reconvert the result with a DAC, the output of which is subtracted from the original signal to make the input for the second rank, which does the fine scale conversion. Finally, all the bits can be latched into a register. The 9400 uses a slightly more complicated system, merging a 3-bit ADC with a 6-bit ADC to make an 8-bit result (1.3.6); the redundancy allowing the use of a technique which greatly reduces the chance of large glitches ("fliers") at rank boundaries, namely, to make the range of the second ADC twice one step of the first ADC, instead of making it equal. Furthermore, the step size of the first rank ADC is passed on to the reference inputs of the second, so that compensation for drift can be made.

The function of the system can be understood by considering a simple example, a ramp input to the ADC. The first rank produces a coarse staircase waveform, which when subtracted from the input produces a set of smaller ramps from which the second rank makes the LSBs. The original and subtracted signals are shown in <1.3.5.3>.

For simplicity a 4+4 dual-rank ADC is shown here, rather than the 3+6=8 system used in the 9400. The functions of the 3+6 system are explained in the text.



PRINCIPLE OF DUAL-RANK ADC

Figure 1.3.4.1

## 1.3.4A Single-rank Flash ADC

The replacement of the dual-rank ADC by a single flash ADC simplifies the board significantly and eliminates several trims and numerous parts.


The current source Q4 shifts the output ( $\pm$  800 mV) of HSH before going to buffer Q3/Q2, by - 800 mV, as required by HADC 77200 which has its upper reference at ground.

Trim P2 is for the adjustment of the ADC gain or range, respectively.

As the time delay through the single-rank ADC is less than that through the old dual-rank ADC, the digital delay B2-C5 is used to bring the resulting signal into the correct timing for the next part of the circuit, so that the 9400-3 and 9400-3A boards can be interchanged.


#### 1.3.5.1 Introduction

This is a hybrid developed at LeCroy for the 9400. A simplified block diagram is shown in <1.3.5.1>, and the schematic of the HADAC and support circuits is shown in <1.3.5.2>. The analog signal from the hold hybrid enters at pin 31 and is flash converted by a 3-bit ADC, effectively to eight levels, seven of which are encoded into three digital bits which will become the three most significant bits of the final ADC output. The data are reconverted to analog in the usual dual rank way, the result being subtracted from the delayed input from the hold hybrid. The delay cable, being physically small, to encompass 13 ns in a small volume, has not quite the desired response at the highest frequencies, and a simple compensation network follows it. The result of the subtraction goes to the second-rank flash ADC.



HADAC BLOCK DIAGRAM


Figure 1.3.5.1



FIRST-RANK ADC AND SUPPORT CIRCUITS

Figure 1.3.5.2

This diagram shows the result of a moderate overdrive of the HADACG with a ramp waveform. The lower trace is the output of the HSH202, and the upper trace is the output at pin 23 of the HADACG. The signal frequency was about 1 kHz.



OUTPUTS OF HSH202 AND HADACG
Figure 1.3.5.3

## 1.3.5.2 First-rank Support Circuits

The support circuits and preset adjustments are as follows:

- First-rank discriminator range

The discriminators of a dual-rank ADC can be thought of as being specified by levels set by a precision resistor chain, supplied from pins 1 and 32 of the HADAC. One op-amp of the LM324 quad, D4, with the two presets, P2,P7, sets the range and offset of the divider chain.

- Clock

This enters from the delay line, at pin 4.

- DACStep

An interesting feature of the HADACG is that one level is not used in the decoding tree - instead it is used to set the size of step needed by the second rank, using the network of three op-amps D4, LM324, and the preset P9. The digital output of the HADACG goes through the D-type flip-flops C3,C4,D3,D4, which latch them through with the right timing for addition with the second-rank bits.

The presets in this part of the board are to be adjusted only if the special test gear for the 9400-3 board is used.


# 1.3.6 Second-rank ADC

This ADC is a 6-bit ADC made by TRW, a TDC1029, B6 on the schematic. There is little to say about this fairly standard ADC circuit, except the interesting way in which it is used in the LeCroy 9400. The combination of a 6-bit ADC with a 3-bit ADC is not only an interesting problem, but also an opportunity to use the redundancy to improve the performance of the system, for example to prevent the appearance of gross errors which sometimes appear when ranks are poorly combined. The range of the DAC output from the HADACG is set at half the span of the TRW ADC, and is centered on that span. Thus, small deviations in the HADAC output will not show as ADC bit errors, since the second-rank ADC will digitize that same range again. The two ranks finally come together in the exclusive ORs B2-3, which are all set at 1's in the event of overflow by the output from B4 pin 3. All these exclusive ORs can be disabled for test purposes, so that signals can be injected after the latches C1 and C2.

At the outputs of B2,B3 the eight bits appear together as a complete set for the first time, and are latched at C1 and C2 to provide a stable set of data for further processing.

The remainder of the 9400-3 board is devoted to multiplexing the data into the relatively slow banks of 6116 static RAM.

The schematic also shows the local voltage regulators on the 9400-3.




Sheet 2 of 8 ECO: 1003

SECOND-RANK ADC AND RANK MERGING

Figure 1.3.6.1

## 1.3.7 Frequency Reduction and Conversion to TTL

The data appear at the outputs of C1 and C2 at a rate of 50 MHz or 100 MHz, depending on the settings of the 9400. The rate is halved by the next circuit, to enable further processing to be done in TTL.  $\langle 1.3.7.1 \rangle$  The flip-flops D1 and D2 are clocked on alternate cycles only, so that the bank of flip-flops, E2-4, contains at any time two sets of data, from two consecutive samples. The pairs of samples are converted to TTL by the ECL-to-TTL converters F2-5.




FREQUENCY REDUCTION AND ECL-TO-TTL

Figure 1.3.7.1

# 1.3.7A Frequency Reduction and ECL to TTL Conversion

From this point on the two types of board are functionally identical, but note that the analog disable function becomes ICs C1 and C2, and the ECL to TTL function is now labeled D1 to D2, see Figure 1.3.7A.



9400-3A Frequency Reduction and ECL to TTL

Figure 1.3.7.1A

# 1.3.8 Multiplexing the Data for the RAMs

The next step is to multiplex the data so as to present them to the 6116 static RAMs at an acceptable rate. The shift register E1 < 1.3.9.1 > clocked by CKR and provided with data by SYNC, produces four address lines which F1 converts to TTL. The buffers are use in the order:

G K H L I M J N, and their OE lines are controlled by ACQ and the the OE lines of the static RAMs.

These multiplexers feed the static RAMs and also a set of eight buffers which are connected to the buffered 68000 data bus BD <1.3.9.1>.

The relationship of CKR and SYNC is shown in <1.3.8.2>.

# 1.3.9 Memory Control and Direct ADC Read

The eight data streams from the multiplexer branch into two routes  $\langle 1.3.9.1 \rangle$ , one to the static RAMs on the 9400-3 (1.3.10), and the other to the eight 74LS240 octal buffers, G5-N4, which in turn feed the two buffers L6 and M6, in the roll mode of the 9400, in which the ADC data are transferred directly to the 9400-1 BD bus (1.1.10) (1.1.11).

The eight buffers are always used for data transfer, either from the multiplexer in roll mode, or from the static RAMs in normal mode.

The output enables, OE, of the multiplexer, are controlled by the ACQ signal from the 9400-4 <1.3.9.1>, and the OE lines of the static RAMs, so that the multiplexer outputs data when the RAMs do not.

The 3-bit address word BA from the 9400-1 is decoded by F12 to eight lines, each of which enables one data stream. The order of the streams is shown in the diagrams.

The other control lines from the 9400-1 have the following functions:

- BRAS Buffered row address select
- BK6 From address space bank decoder (1.1.5)
- BWR Write read select
- BAS Address strobe
- XX DC level high for Channel 1 low for Channel 2
- YY DC level high for Channel 2 low for Channel 1
- BLDS Lower byte select (1.1.1.4)
- BUDS Upper byte select (1.1.1.4)


XX and YY are used with BLDS and BUDS to direct the data from DSO Channels 1 and 2 to the low and high byte addresses respectively, of the 68000 memory. This means that the two ADCs can be read simultaneously if necessary.

# 1.3.10 ADC Memory and Memory Read Buffer


The digitized data from the ADCs are written into two banks of eight 6116 static RAMs, the 6116 being a 2 kbyte memory <1.3.9.1>. The write enable signals are derived from G6, while the output enables are derived from the 9400-4 ACQ <1.4.15.1>. The ACQ signal and the two OE signals go to F13 <1.3.9.1>, which drives the OE pins of the multiplexers (1.3.8). In roll mode, the OE of the memories are disabled, and the data go straight from the multiplexer to the data buffers, while in normal mode, the OE of the memories are enabled for data transfer from them to the 9400-1.


The addressing mode of the static RAMs is controlled by ACQ, via the three 74LS157 data selectors G7 H7 F14. During an acquisition the address lines of the RAMs are derived from the TA bus of the 9400-4 <1.4.15.1>, while at other times the addressing is from the 68000 BA bus.

The selection between the two banks of eight RAMs is made by W1 and W2, which control the write enables directly, and clock the 74F378 hex flip-flops via F10, in conjunction with BK6, BWR, and BAS.




SYNC (above) AND CKR SIGNALS ON CLOCK BUS






Sheet 5 of 8 ECO 1003



Sheet 6 of 8 - 500 - 1004




Street 7 of 8 ECO 1004

# 1.4 9400-4 TDC Board

# Table of Contents

1.4.1	Introduction
1.4.2	Bus Driver
1.4.3	Function Decoder
1.4.4	Command Register
1.4.5	Clock Generator
1.4.6	Frequency Dividers and Clock Bus
1.4.7	Interrupt Control
1.4.8	Trigger System
1.4.9	Busy Command
1.4.10	A Delay and B Delay in Post-trigger Mode
1.4.11	A Delay and B Delay in Pre-trigger Mode
1.4.12	Interpolation TDC (ITDC)
1.4.13	Realtime TDC (RTTDC)
1.4.14	Memory Writing Controls
1.4.15	Address and Select Register
1.4.16	Address Counter
1.4.17	Selector Driver
1.4.18	End Address Register
1.4.19	Power Supplies



BLOCK DIAGRAM OF THE 9400-4 TDC BOARD

# 1.4.1 Introduction

The 9400-4 contains the precision timing circuits needed to clock the ADCs (1.3) and to time the external trigger with respect to the internal clock. It also contains the systems for managing the ADC memory addressing associated with post-trigger and pre-trigger operations. A block diagram <1.4.1.1> shows the functions of the 9400-4.

The main functions may be tabulated as follows:

- 100 MHz clock generator
- Clock management
- Clock distribution to:
  - ADC track-and-hold
  - ADC first and second ranks
  - ADC data latches
  - ADC multiplexers
  - ADC memory
- ADC memory address control
- Finding the trigger time relative to the sampling clock
- Finding the time to the next ADC write clock pulse
- Writing to ADC memory
- Loading end address of writing
- Trigger management

The 9400-4 is fitted in the right-most slot of the 9400-1 main board <5.0.2>, and carries a small bus, the 9400-8, at its top front corner, which carries the fast synchronizing pulses needed for the two 9400-3 ADC boards.


As an aid to understanding the functions of the 9400-4 and 9400-3 it may be useful to consider the memories as circular buffers in which writing or reading can continue past the end of the memory by recommencing at address 0. The 9400-4 at the end of an acquisition, loads the end address register with the last ADC memory address which was written. Note that in the post-trigger mode, the delay may be very long, so that the memory may be overwritten many times before the acquisition is terminated.

In order for the TDC board to control the acquisitions, it must respond to a trigger, and then, using the Interpolation TDC (ITDC), measure the time between this trigger and the next 100 MHz clock pulse. It is then necessary to measure a further time, to the next available memory write pulse, W1 or W2, using the RealTime TDC (RTTDC). Distinguish carefully between the measurement and conversion times of the ITDC; the conversion can be still in progress after the acquisition is all over, and is then the determining event for making the system ready for the 9400-1 to read the ADC memory.

The sequence of events for an acquisition depends on the mode, for example whether normal or roll, and pre- or post-trigger.

## 1.4.2 Bus Interface

The 9400-4 is interfaced to the BDO-15 data bus by the two 74LS245 octal tri-state transceivers A8, B8, controlled by PR1 (1.1.6) to the enable pin <1.4.2.1>, RF3 (1.4.6) and BRW (1.1.10) controlling direction.




BUS INTERFACE

# 1.4.3 Function Decoder

The function decoder, based on a 74LS138 3-to-8 line decoder, C8, holds the current command to the 9400-4 board  $\langle 1.4.3.1 \rangle$ . The eight functions comprise four for writing and four for reading:

```
the command register (1.4.4)
WFO
     load
WF1
     load
            the ADC address register (1.4.14)
     load
            A Delay counter (1.4.10)
WF2
            general reset
            B Delay counter (1.4.10)
WF3
     load
            start acquisition
RF0
     read
            ITDC (1.4.12) and 4 state bits
            RTTDC (1.4.13)
RF1
     read
RF2
            stop address from ADC memory
     read
            address counter (1.4.16)
     reset
            INT5 (1.4.7) (1.1.7)
RF3
            acquisition
     stop
            both TDCs
     reset
```



# 1.4.4 Command Register

The 16 bit bus BO-15 is latched in the 74LS273 octal D-type flip-flops A5, B5, forming the command register <1.4.4.1>. The commands and their functions are:

- EI end interrupt
  enable INT5 when ADC memories are full after end of
  acquisition AND ITDC (1.4.12) has completed conversion
- RI read interrupt enable INT5 for Roll mode when 8 bytes of ADC data are ready during acquisition
- PRT trigger mode:
  - PRT 0 for post-trigger - PRT 1 for pre-trigger

controls mode of use of A and B delays (1.4.10) (1.4.11)

- ET select external trigger source, i.e., from 9400-1 EXT, INT, LINE (1.1.32)
- IT select internal trigger source, for random activation in the ITDC time zones near Tmin and Tmax
- FA select sampling rate for the 9400-3 track-and-hold and flash ADC
  - 0 100 MHz sampling
  - 1 50 MHz sampling
- D select FS, FT and FM clock frequencies for the ADC memory write derived from 100 MHz clock
  - DO-1 control binary division (1.1.6)
  - D2-4 control decimal division (1.4.6)
    - FS sampling frequency
    - PS 1/FS
    - FT counting frequency of RTTDC (1.4.13)
    - PT 1/FT
    - FM frequency of memory writing
    - PM 1/FM





Figure 1.4.4.1

COMMAND REGISTER

## 1.4.5 Clock Generator


The clock generator and the parts of the clock faster ECL <1.4.5.1> use system circuits: for the parts which are relatively slow, TTL is used. The clock generator, H8, runs at 100 MHz. There is one control, a trim preset capacitor, which is adjusted during manufacture to ensure that the oscillator locks into the correct mode at power up.



CLOCK GENERATOR

Figure 1.4.5.1

The oscillator feeds two drivers, one of which, J2 and K1  $\langle 1.4.6.1 \rangle$ , drives the clock bus, sending synchronizing pulses to the 9400-3 ADC boards. The second driver, using T2, is heavily loaded by the long master clock track on the 9400-4. The sampling rate of the ADCs can be set at 100 Ms/s for the fastest time base speeds, and at 50 Ms/s for all other settings. No other rates are employed by the ADCs; for longer time base periods, only a fraction of the samples are sent to the ADC memories (1.3). The 50/100 Ms/s selection is made by FA (1.4.4).



DIVIDER CHAIN AND CLOCK BUS

Figure 1.4.6.1

# 1.4.6 Divider Chain and Clock Bus

Although the sampling rate of the ADCs takes only two values, because of the immense difficulties of optimizing all the ADC functions over a wide frequency range, the rate of writing to the ADC memories on the 9400-3 (1.3.9-10) can take many different values, corresponding to the time base settings.

The fast part of the divider chain, H7, is clocked at 100 MHz by the master clock. H7 is a binary counter whose division ratio can be set by the parallel inputs P0-2, using the lines D0-1 (1.4.4), to 1, 2, 4 or 8. H6 is a decade counter, and H4 a divide by 8.

Decades from 100 to 1000000 are made at the 74LS160 synchronous decade counters F1-5, selected by F6, a 74LS151 1-of-8 data selector/MUX, and F7, a 74LS153 dual 4-to-1 line selector/MUX, from the D2-4 lines (1.4.4), driving A,B, C(0) of F6 F7.

The divider circuit also provides the signals CKR and SYNC on the clock bus, which are used in the 9400-3 (1.3.7-8).

The relationships between the various clock frequencies is as follows (1.4.4 D):

CK 50 MHz or 100 MHz, the frequency of sampling at the front end of the 9400-3.

CKR Memory writing clock, which can run at many different rates. There are eight buffers on the 9400-3, feeding the static RAMs <1.3.10.1>, and one buffer and one memory is used at each transition of CKR, so that FM, the ADC memory writing frequency, is 1/4 CKR.

SYNC Pulse train at FM <1.3.8.2>.

# 1.4.7 Interrupt Control

The 9400-4 board uses the fifth of the seven interrupt levels of the 68000 (1.1.7); the INT line  $\langle 1.4.7.1 \rangle$  of the 9400-4 is connected to the INT5 line  $\langle 1.1.9.1 \rangle \langle 1.1.7.1 \rangle$ .


If EI=1, i.e., in normal mode and not roll mode, the 74LS393 4 bit binary counter D3 is clocked when ACQ goes low - when:

- Acquisition is complete
- AND ITDC conversion has been completed (1.4.12)

The 9400-1 can then read the ADC memory.

D3 clear is controlled by EI, depending on the current mode (1.4.4), or RF2 and general reset (1.4.3).

If RI=1, i.e., roll mode, the 74F74 D-type flip-flop E3 is clocked when FM goes high (frequency of memory writing), to instruct the 9400-1 to read one set of eight bytes from the 9400-3 (1.3.9). RF2 and general reset clears E3.



INTERRUPT CONTROLLER

### 1.4.8 Trigger system

Triggering can be accomplished in two ways:


- Externally, from outside the 9400-4, using signals NEG IN and POS IN from the 9400-1 (1.1.32). This is the normal mode of triggering.
- Internally, from within the 9400-4. This mode is employed when calibration of the system is done.

Triggering is controlled by the commands ET and IT (1.4.4) in conjunction with the ready line E3 pin 9 <1.4.8.1>, which comes from pin 4 of D2 <1.4.10.1>, a 74LS157 2-to-1 line selector, the two inputs of which are derived from the BUSY line and the zero output of the A delay <1.4.10>. The selection is made by PRT (1.4.4), depending on whether pre- or post-trigger mode is required.

For external triggering the NEG IN and POS IN signals are buffered by K8 to the flip-flop K6, and to the delay K7, feeding the flip-flops K6, a system which overcomes the aliasing problem when the timing of the trigger and the enable coincide at K6. The signal then goes to K5 pin 5. The non-inverting output of K5 starts the ITDC, while the other output goes to the stop flip-flop K4 data, clocked by the 100 MHz master clock. At J4 pin 10 a jitter of 25 ns is introduced for use with Random Interleaved Sampling mode.

For internal triggering the enable from G1 feeds the flip-flops K3 which are clocked by the 100 MHz clock. Between K3 and J4 pins 4,5 is the Test delay adjust (2.4.4), which is used to adjust precisely the timing of the signal to the MVL407 I4. A jitter of 600 ps is introduced at pin 10 of the MVL407, and when the timing is precisely adjusted, the ITDC will count either 10 ns or 20 ns, which are its two extreme values, and this will show as two narrow peaks in a special test distribution in the DSO internal software <3.1.6.1>. Any error will make one peak wider than the other, because the center of the jitter range is not exactly at the point where K4 is enabled exactly at the clock transition. The point is that K4 will flip a whole clock period later when the jitter takes it past the critical time.

The selection of internal or external source is made by ET and IT at G1 in conjunction with the Ready line RY.



Sheet 3 of 7 Eco: 1005

### 1.4.9 Busy Command

The presence of a level on the Busy line, at E2 pin 9 < 1.4.10.1 >, shows that an acquisition is in progress, and that the ADC memories are being filled with digitized data.

E2 is clocked from G5 pin 4, at FM, the frequency of memory writing <1.4.6.1>, and gets data from E2 pin 5, EN, clocked by WF3 (1.4.3).

# 1.4.10 A and B delay in Post-trigger Mode, PRT=0

The A and B counters  $\langle 1.4.10.1 \rangle$  are both based on sets of three 74LS191 synchronous up/down counters, used in count down mode. The data are loaded from the 16 bit B bus  $\langle 1.4.2.1 \rangle$  which is buffered to the 68000 BD bus  $\langle 1.1.10 \rangle$ .

In post-trigger mode, all the data are to be acquired after the trigger, and to obtain long post-trigger delays, the A and B delays are coupled together to give a large dynamic range.

After the receipt of WF3, and which loads data into the B delay (1.4.3) the trigger is freed for receipt of an input. When a trigger is detected, the acquisition starts, and AB start to count down; when zero is reached, the acquisition is complete.


The value loaded in the AB counter must not be less than the length, 32 K, of the ADC memory, otherwise there would not be a complete set of post-trigger data in the memory.

In post-trigger mode, upon receipt of WF3, ACQ is set, followed by Busy, B, on the next clock pulse, and Ready, RD, on the next after that. When the next trigger arrives, the ITDC and RTTDC are activated (1.4.12-13), and then the AB delay is started. At the end of this delay, the acquisition stops.

# 1.4.11 A and B Delays in Pre-trigger Mode, PRT=1

In this mode, counter A holds the pre-trigger value, and functions as a hold off, while counter B holds the post-trigger value. Clearly the sum of the A and B data must be equal to the length, 32 K, of the ADC memories.

In pre-trigger mode, WF3 initiates an acquisition, at which time ACQ is set. The Busy, B, is set on the next clock pulse, and the A delay starts to count down. At the end of the A delay, Ready, RD, is set, and a trigger is now acceptable. When it arrives, the ITDC and RTTDC are used as described in (1.4.12-13) and the B delay begins. At the end of the B delay the acquisition stops.



Sheet 4.017 Eco 1005

A DELAY AND B DELAY

Figure 1.4.10.1 A

### 1.4.12 The Interpolation TDC (ITDC)

This circuit  $\langle 1.4.12.1 \rangle$  has the delicate task of timing the trigger with respect to the clock of the 9400-4, with sufficient accuracy to allow the creation of meaningful interleaved samples at an effective frequency of 5 GHz.


The circuit is based on the charging and discharging of a capacitor by means of an accurate constant current source and sink. By making the discharge current 1000 times as great as the charge current, small time intervals generate much larger ones which are relatively easy to measure. The counting time is so long that the ITDC may not be free when an acquisition is in other respects complete.

The measuring period is started by K6 pin 2 or I4 pin 12 and stopped by K4 pin 15. The counting period then begins, during which the counter (see below) is in operation.

The charging current is supplied by a source based on T8 and I6, the current being defined by a 227 ohm resistor. The discharge is done by T5, which with I5 forms a second constant current device. The more powerful source can be switched by K5, which uses T7 to take all the current from T8, instead of letting it pass through T6 from the 180 pF capacitor.

The capacitor potential is detected by the top section of I4, a LeCroy MVL407 discriminator, which sends data to the ECL flip-flop I2, via the lower part of I4. The arrival time of the data at I2 therefore gives a magnified representation of the original period during which the capacitor was charged.

The MVL407 supplies data to flip-flop I2, which enables the 10016 ECL binary counter H3, counting the fast LSBs, and buffered by the ECL-TTL converter G3, and the 74LS393 dual 4 bit binary counter D4, which is buffered to the B bus (1.4.2) by the two 74LS373 octal D-type latches A4. B4.



INTERPOLATION TDC (ITDC)

Figure 1.4.12.1

### 1.4.13 Realtime TDC (RTTDC)

The RTTDC counts, at the frequency FT, the time between the end of the ITDC (1.4.12) measuring period, and the next W1 or W2 ADC memory writing clock pulse. It is started by K4 pin 14, and is stopped by I2 pin 3.

This TDC employs the ECL binary counter H2, buffered by the ECL-TTL converter G2, for the fast LSBs, and the two 74LS393 dual 4 bit binary counters D3, C3, for the slower bits, buffered to the B bus by the 74LS244 octal buffers B3, A3.

# 1.4.14 ADC Memory Writing Controls


The ADC memories (1.3.10) are addressed by the 9400-4, when data are to be written which keeps track of the current address, address to stop writing (End address), writing rate, CKR, etc. These functions can be seen on the block diagram <1.4.1.1> and in <1.4.15.1>.

In addition to the address lines, the 9400-4 sends:

- W1 write enable 6116 bank 1 on 9400-3 (1.3.9)
- W2 write enable 6116 bank 2 on 9400-3 (1.3.9)
- ACQ write enable of 9400-3 ADC memories

W1 and W2 are used to send alternate batches of eight bytes to the first and second ADC memory bank respectively.

See (1.3.9-10) for subsequent processing of these lines.



ADC MEMORY WRITING CONTROLS

# 1.4.15 Address and Select Register

This is the pair of 74LS273 octal D-type flip-flops, A6 B6, clocked by WF1 (1.4.3), A6 selecting the address for segmentation of the ADC memory, and B6 selecting the address.

#### 1.4.16 Address Counter

This is the set of three 74LS161 4 bit counters D-F8, clocked by G5 pin 4 (1.4.6) at the frequency FM/2.

# 1.4.17.1 ADC Memory Address Selector Driver

This circuit (D-E)(6-7) uses two pairs of buffers, 74LS125 and 74LS126, with opposite enable polarities, to select data from the address counter, D8 - F8, or from the Address and select register, A6.


## 1.4.18 End Address Register

The end address register is used at the end of an acquisition to store the ADC memory address at which writing stopped.

This register (END ADD REG) uses two 74LS374 octal D-type flip-flops, A-B7, whose outputs to the B bus are controlled by RF2; they are clocked by the end of enable from E2 pin 8 <1.4.10.1>.

#### 1.4.19 Power Supplies

The 9400-4 takes the standard 9400 power lines from the slot, and also creates its own stabilized +12 V and -12 V supplies <1.4.19.1> for the precison analog circuits. These supplies use the SG4501 tracking regulator.



TDC POWER SUPPLIES

Figure 1.4.19.1

These diagrams show timings of the main functions of the 9400-4 for the following circumstances:

- showing 9400-4 functions:

- <1.4.20.1> 100 Ms/s post-trigger mode - <1.4.20.2> 100 Ms/s pre-trigger mode

- showing clock, sync and memory timings:

- <1.4.20.3> 100 Ms/s post-trigger mode - <1.4.20.4> 100 Ms/s pre-trigger mode

showing ADC memory addressing and loading:

- <1.4.20.1> 100 Ms/s pre-trigger mode - <1.4.20.6> 50 Ms/s pre-trigger mode

# 1.5 9400-5 Front Panel Board

# Table of Contents

# 1.5.1 Introduction

- 1.5.2 Potentiometer Circuits
- 1.5.3 Push Button Switches
- 1.5.4 Rotary Switches
- 1.5.5 LED Indicators

#### 1.5 Front Panel Board 9400-5

#### 1.5.1 Introduction

This board carries all the frequently used controls of the 9400 DSO. There are four main parts of the circuit <

#### 1.5.1.1>:

- Potentiometers
- Push button switches
- Rotary switches
- LED indicators


Note that the line power switch at the lower right corner of the front panel is not a part of this section: it is fed from the 9400-9B board on the rear panel (1.9). Section 1.5 should be read in conjunction with (1.1.21).


#### 1.5.2 Potentiometer Circuit

The potentiometers  $\langle 1.5.2.1 \rangle$  are supplied with DC levels NREF, 0 V, and PREF, +5 V, from the 9400-1 board (1.1.21.3), and not from the local power supplies, so that errors are not caused by voltages induced by currents in the rails. Those controls which are required to rotate continuously without limit have two potentiometers ganged in opposite orientation, so that at least one slider is always on its track. Each slider feeds one input of a DG508 eight-fold analog switch. The eight channels of a DG508 are scanned by FA1 - FA3, with a dwell time of 1.8 ms, and the three ICs are addressed by the values 0, 1 and 2 of FA4 - FA5, the value 3 being used for the switches (1.5.3), so that the four ICs are scanned in the order C D E A.


The outputs of the three analog switches are wire ORed to ANO, which carries the multiplexed levels back to the ADC on the 9400-1 (1.1.21). Of the 24 available lines, five are used for the analog signals ANI38 - ANI46, which come from the frontend section of the 9400-1 (1.1.21.3).

The analog data stream at CDE pin 8 is shown in  $\langle 1.5.2.2 \rangle$ , which shows just over one complete set of data.






FRONT-PANEL + INPUT COUPLING LOGIC



CIRCUIT FOR POTENTIOMETERS

Figure 1.5.2.1




## 1.5.3 Push Button Switches

These are all normally open push-to-make switches, which, together with the rotary switches (1.5.4), form a matrix controlled by the 74LS138 3-to-8 line decoder A, which is addressed by FA1 - FA3 with a dwell time of 1.8 ms per channel <1.5.3.1>. The resulting digital word on FD0 - FD11 is transmitted to the BD bus of the 9400-1 (1.1.21.4).


The type of signal on the FD bus is shown in  $\langle 1.5.3.2 \rangle$ , which shows at top, the repetition at about 46 ms intervals of the pull downs at the Y outputs of IC A, in this case by looking at FDO with the "TRACKING" and "EXPAND A" buttons pressed. The middle trace is FDO with the same two buttons pressed, to show that each matrix row is exercised for about 2.8 µsec, while the bottom trace shows the case of "TRACKING" only.


# 1.5.4 Rotary Switches

These are all 1-pole, 12-way switches, which are treated in the same way as the push button switches (1.5.3).




This diagram shows an example of a signal on the FD bus. The waveforms are all from FDO. The top one is for the case when both the "TRACKING" and "EXPAND A" buttons were pressed, showing the signal repeating every 46 ms, the next waveform is one pulse on an expanded scale, and the bottom one shows only the "TRACKING" button pressed, showing the dwell of 2.8  $\mu sec$  per button.





LED CONTROL CIRCUIT

Figure 1.5.4.1




WAVEFORMS IN THE LED CONTROL CIRCUIT

#### 1.5.5 LED Indicators

These are controlled <1.5.4.1> by a set of four serial-to-parallel shift registers, F to I, 74F164s, which are clocked by SCK, and fed with serial data by SIN, from the 9400-1 (1.1.21.2). The signals are sent only when any LED needs to be toggled, or when a frontend analog level needs changing, because the bit stream includes data for the frontend. The LED data are in the second set of 32 bytes; the diagram <1.5.4.2> shows the clock pulses, SCK, and the data stream, SIN. A 9400 DSO cannot be used to inspect its own SIN and SCK, because they are only active when something is to be changed - during an acquisition this cannot be the case. To force a DSO to make the data, set it on AUTO, so that the READY and TRIGG'D lights toggle continually. Then another scope can be used to look at the signals.

Note that one series resistor is provided for any mutually exclusive group of LEDs. All the LEDs in any 9400 DSO are matched for color, except the two red overload lights. The LEDs are sorted into greenish-yellow, yellow, and orange-yellow, which are referred to as "green", "yellow" and "orange". The differences are small, but unacceptable when two different LEDs are placed in the same set on the panel.



9400-6 GPIB INTERFACE BOARD

# 1.6 9400-6 GPIB INTERFACE BOARD

#### 1.6.1 Introduction

This board has the sole function of controlling the GPIB interface; in 9400~DSO's with the WPO1 option the GPIB interface shares a 9401-2 board with extra DRAM and a realtime clock.

A block diagram of the 9400-6 is given in  $\langle 1.6.1.1 \rangle$ . The board is based on a dedicated microcomputer, a PD7210, which controls the following functions:

- 8 bit GPIB data bus
- 8 GPIB control lines
- 8 bit bus to 9400-1
- addressing from 9400-1
- control lines from 9400-1

## 1.6.2 Functions

Data are buffered <1.6.2.1> to the BD bus by the two 74LS245 octal bus transceivers, A4, B3, which can be coupled to the 8 bit bus of the microprocessor, or to the GPIB address buffer, C3, a 74LS244 octal buffer. The GPIB address switch is on the back panel.

The buffering of the GPIB lines is done by a 75160A for the 8 bit data, and a 75160A for the control lines.

The processor is addressed by BA1-3,5-6,14.

The processor generates a level 6 interrupt to the 9400-1 (1.1.7). A diagram of the GPIB connector is given in Chapter 4.

#### 1.7 9400-7 Board - CRT Services

This board transmits the luminance signal (Z) from the 9400-2 display board to the cathode of the CRT, with the appropriate level shift and gain. The board also carries the parts which set the static electrode potentials for brilliance, initial acceleration and focusing.

Much of the circuitry on the 9400-7 is concerned with protection of the CRT. Other protection circuitry is present on the 9400-2 board.

This section should be read in conjunction with (1.2), which describes the 9400-2 display board.

A schematic of the 9400-7 board is given in <1.7.1.1>.

# 1.7.1 Luminance Transmission (Z)


The luminance signal (Z) comes from the I-bar output of the DAC J3 (DAC 08), an 8 bit DAC, on the 9400-2 board. The signal drives the emitter of one of a pair of 2N5962, the other being part of the protection system. An in-phase voltage appears at the collector, to drive the complementary emitter follower which feeds the cathode. Note that the current from the EHT and HT supplies of the CRT emerge at the cathode, and pass through the 2N5087, to the point ZC, which feeds a signal back to the 9400-2 board, as part of the stabilization system. The arrows drawn on the data lines represent voltage changes corresponding to an increase in brightness.


## 1.7.2 Focus and Brightness

The focus of the tube is adjusted by means of the potential on G4 of the tube, using a 2 M potentiometer from 600~V to ground. The overall brilliance level is set by a 2 M potentiometer essentially from +15~V to -15~V, with intervening protection circuits.

# 1.7.3 Protection Circuitry

The function of these sections is to prevent, under all foreseeable circumstances, the occurrence of a beam current large enough to impair the function of the phosphor, or even to burn a mark on the screen. Present 9400 DSOs do NOT have a system to detect absence of scan current, so that it is imperative that the leads from the 9400-2 board to the deflection yoke NEVER be removed while EHT is applied to the CRT.





CRT BOARD

Situations which need to be considered are:

- Loss of +5 V supply
- Loss of +15 V supply
- Loss of -15 V supply
- Loss of two or more supplies
- Conditions during power up
- Conditions during power down

### 1.7.3.1 Loss of +5 V Line

This eventuality is covered by the 9400-2 board (1.2.5).

### 1.7.3.2 Loss of +15 V Supply

This is covered by the circuit shown in <1.7.1.B>. The upper 2N5962 is biased off. Should the +15 V supply fail, the lower 2N2962 would be cut off, allowing the upper one to turn on. The other half of the long-tail pair will cut off, killing the beam current.

# 1.7.3.3 Loss of -15 V Supply

In the event of the -15 V supply failing, both halves of the long-tail pair will lose their base pull downs, but the voltage drop in the two diodes <1.7.1.C>, given the small base current, will be larger than that of the 3 K resistor, and the beam current pass transistor will be cut off.

### 1.7.3.4 Loss of Two or More Supplies

The protection circuits will act in a fail-safe mode in any combination of failures.

## 1.7.3.5 Conditions During Power Up

The protection circuitry must act correctly during power on, but must not be so powerful that after this abnormal period the CRT is never allowed to turn on.

## 1.7.3.6 Conditions During Power Down

During power down one problem is that the cathode temperature falls quite slowly, and even though the electron emissivity is a strong function of the temperature, the grid cathode potential must be strictly controlled during this period. The 10  $\mu F$  capacitor <1.7.1.E> in the G1 brightness circuit controls the rate of change of the grid potential to prevent a surge in cathode current at power down.

### 1.8 Clock Bus Board

The 9400-8 clock bus is the small board which fits on top of the 9400-3s and the 9400-4 <5.0.2> <1.8.1>.

Its function is to distribute the precision clocks needed by the 9400-3 ADC boards.


The lines have the following functions:

- CK and CK fast clock at 50 MHz or 100 MHz to clock the sample-and-holds and the ADCs
- RATE ECL level which is

0 for 50 MHz 1 for 100 MHz

- CKR clock which controls writing to memory
- SYNC sync pulse at 1/4 of CKR frequency with duty cycle 1/4
- Vbb Pull down for ECL terminations

CKR and SYNC are shown in <1.3.8.2>.




# 1.9 9400-9 and Power Supplies

The power supply sections of the 9400 DSO are shown in  $\langle 1.9.1 \rangle$ . The basic supplies used by the 9400 are the four DC levels +15 V, -15 V, +5 V and -5 V, which on some boards are used to generate separate stabilized supplies for special functions. These four supplies are switched mode types, which do not have large external magnetic fields which could disturb the CRT beam.

The 50 Hz/60 Hz line current enters through an RF filter built into the socket on the back panel, and then passes through a fuse to a four wire cable which carries the current to the front panel power switch and back to the 9400-9B board on the back panel. From there the main current goes to the voltage selector and then to the four low voltage supply modules. A resistive bleed supplies a trickle current to the back up battery on the back panel. Current is also supplied to a dual voltage fan on the back panel. The two accessory power sockets are supplied from the 9400-9A board.

Power is distributed to the 9400 DSO from the 9400-9A board on the front of the four power modules.

The location of circuit elements on the back panel is shown in <1.9.2>.



POWER DISTRIBUTION CIRCUIT WITH 9400-9B

Figure 1.9.1





Figure 1.9.1A



#### 1.12.1 Introduction

The 9401-2 board sits in the DMA slot of the 9400, and carries some or all of the following functions, depending on the version. The available versions are:

9401-2 GBIB 9401-2/1 GPIB and DRAM

and the functions are:

GPIB/IEEE-488 interface Extra DRAM for waveform processing options Slot for 4928 tester

Note: The basic version of the 9400A has no GPIB board. See Section 1.1.25 for a description of how to make the DSO work with the present standard software, V2.06 STD.

#### 1.12.2 GPIB Interface


This is similar to the one on the 9400-6 board which was used in earlier 9400s (1.6) in the same (DMA) slot. The schematic is  $\langle 1.12.2. \rangle$ . For a brief description of the GPIB system see (1.23).


### 1.12.3 Extra DRAM


The DRAM controller on the 9401-2 is similar to that of the 9400-1 (1.1.12-1.1.14) and is shown in  $\langle 1.12.3.1 \rangle$ . The DRAMs are 256 kilobit ICs, arranged to make 128K 32-bit words =  $4 \times 32$ K. The extra DRAM is called into play by BK7 (1.1.5) and BAS at C10. BWR gives the read/write control, BLDS and BHDS, select high or low byte of the 68000 word, while the 8 MHz clock, CK, is used via A2 to generate the row and column address strobes, RAS and CAS. The system is similar to the one used in the 9400-1 (1.1.12).

### 1.12.5 4928 Tester

The 4928 tester is used in conjunction with a LeCroy 3500 microcomputer for testing the 9400. A description of the testing system is given in (3.2). The 4928 board simply fits on top of the 9401-2, and enables the 3500 to take control of the 9400, halting the 68000, which plays no part in the test procedure.







EXTRA DRAM CIRCUITS ON 9401-2

### 1.20 Line finder

The 9400 DSO is a fairly complex piece of equipment with numerous boards, and a great many data lines. This list is intended to simplify the search for the source of labeled data lines. It gives sources with the name of the line, and destinations on subsequent lines with no name. To simplify preparation, negative assertion signals do not have the bar included – this should not in practice cause any trouble. Each entry includes the board number and sheet number on the main schematic (8), the IC and pin number, and the figure number in this manual. A typical use of the list would arise in the case where a line is behaving wrongly, e.g., always high, and in the case of a line like DTACK, there are many possible sources of trouble.

Name	Board	Sht	IC	Pin	Figure	Function B=buffered
ACAL	9400-1 9400-1 9400-1	6 11 11	J21 H4 H4	15 16 16	1.1.17.1 1.1.31.3 1.1.34.1	Analog S+H DAC Output voltage Front End Control Calibration System
ACALP	9400-1 9400-1 9400-1 9400-1	11 11 11 11	H4 H3 H3 H3	1 2 2 2	1.1.17.1 1.1.17.1 1.1.31.3 1.1.34.1	Analog Calibration Data  Analog Front End Data  Analog Calibration Data
ACQ	9400-4 9400-3 9400-3 9400-3 9400-3 9400-3 9400-4 9400-4	5 6 7 6 7 7 4 5	E5 F10 F11 F11 F14 G7 H7 A4 C5 D3	12 1,2 2 4,5 1 1 13 5		Acquisition Mode TDC-ADC Acquisition Mode ADC Memory Control Multiplexing ADC Control ADC Memory Control  Int TDC ADC Memory Control Interrupt Controller
ACQ bar	9400-4	5	C5	4	1.4.15.1	ADC Memory Control
ADC1	9400-1 9400-3	14 1	C4 A4	22 8	1.1.31.2 1.3.3.2	Front End Output ADC Board Input
ADC2	9400-1 9400-3	15 1	A4 A4	22 8	1.1.31.2 1.3.3.2	Front End Output ADC Board Input
AMPLOFF	9400-2 9400-2 9400-2	2 6 6	Q Q41 Q52	e e b	1.2.5.1 1.2.5.1 1.2.5.1	Kill Trace
AMPX	9400-2 9400-2	3 5	J2 Q60	7 b	1.2.7.1 1.2.8.1	X Amp Input Power Amplifier

```
9400 - 2
                       4
                          J1
                                7
AMPY
                                     1.2.7.1(J2)
                                                    Y Amp Input
          9400 - 2
                       6
                          033
                                b
                                     1.2.8.1(Q60) Power Amplifier
AND
          9400-5
                       1
                          CDE
                                8
                                     1.5.2.1
                                                    Analog Data (Serial)
                       9
                                2
          9400-1
                          C17
                                     1.1.21.1
                                                    Front Panel Control
ANI38
          9400 - 1
                      11
                          F7
                                6
                                     1.1.36.1
                                                    Front Panel Analog Input
                          E
                                7
                                                    Front Panel Control
          9400-5
                       1
                                     1.5.2.1
ANI40
          9400 - 1
                      11
                          G7
                                6
                                     1.1.36.1
                                                    Input Overload CHAN1
                          Ε
          9400-5
                       1
                                12
                                     1.5.2.1
                                                    Front Panel Control
ANI42
          9400-1
                      13
                          C13
                                7
                                     1.1.32.1
                                                    Trigger
                                11
          9400 - 5
                       1
                          E
                                     1.5.2.1
                                                    Front Panel Control
ANI44
                       9
                          NT6
          9400 - 1
                                     1.1.21.1
                                                    Temperature Check
          9400-5
                       1
                          \mathbf{R}
                                10
                                     1.5.2.1
                                                    Front Panel Control
                                     1.1.35.1
ANI46
          9400-1
                      10
                          Pot1
                                                    Probe Calibrator
          9400-5
                                9
                       1
                          E
                                     1.5.2.1
                                                    Front Panel Control
AS
          9400-1
                       2
                          H29
                                6
                                     1.1.1.2
                                                    Address Strobe (A1-A23 Valid)
                       2
                          E28
                                2
          9400 - 1
                                     1.1.10.1
                                                    Bus Buffer
          9400-1
                       1
                          I18
                                4
                                     1.1.6.1
                                                    Peripheral Decoder
          9400-1
                       1
                          I19
                                1
                                     1.1.4.1
                                                    EPROM Strobe
          9400-1
                          J14
                                6
                                     1.1.12.1
                                                    DRAM Controller
                       4
В
          9400 - 4
                       4
                          A4
                                8
                                     1.4.12.1
                                                    TDC Busy
          9400-4
                       4
                          C4
                                2
                                     1.4.10.1
                                                    A+B Delay
          9400-4
                       1
                          C6
                                1
                                     1.4.7.1
                                                    Interrupt Controller
                       4
                          D1
                                1
          9400 - 4
                                     1.4.10.1
                                                    A+B Delay
                       4
          9400-4
                          D2
                                2
                                     1.4.10.1
                                                    A+B Delay
                       5
          9400 - 4
                          D8
                                10
                                     1.4.15.1
                                                    ADC Memory Controls
          9400-4
                       4
                          E2
                                9
                                     1.4.10.1
                                                    A+B Delay
                       5
                                     1.4.15.1
          9400-4
                          E4
                                13
                                                    ADC Memory Controls
                       5
                          E5
          9400-4
                                3
                                     1.4.15.1
                       5
                          E5
          9400-4
                                13
                                     1.4.15.1
                          slot DMA
                     a15
                                     1.1.11.1
BACK
          9400-1
                                                    DMA Transfer Bus Acknowledge
          9400-1
                       2
                          E28
                                1
                                     1.1.10.1
                                                    Buffer Direction
          9400 - 1
                       2
                          H29
                                12
                                     1.1.1.2
                                                    68000 CPU
                          K13
          9400-1
                                11
                                     1.1.5.1
                                                    Bank Decoder
                       1
                       2
                          E28
                                18
BAS
          9400-1
                                     1.1.10.1
                                                    Buffered AS
          9400 - 1
                       7
                          H15
                                12
                                     1.1.19.1
                                                    Min/max Timing
          9400-1
                       7
                          J13
                                8
                                     1.1.19.1
          9400-1
                       4
                          K16
                                9
                                     1.1.15.1
                                                    Clock Gen
                                5
                       4
                          K17
                                     1.1.15.1
          9400 - 1
                       1
                          I13
                                                    Peripheral Decoder
          9400-1
                                12
                                     1.1.6.1
                       1
                          J19
                                9
                                     1.1.2.1
                                                    Non-reboot Pulse
          9400 - 1
                                9
                       2
                          K15
                                                    Time Out Pulse
          9400 - 1
                                     1.1.9.1
          9400-3
                       6
                          Н6
                                3
                                     1.3.9.1
                                                    ADC Board
          9401-2n
                       2
                          C10
                               8
                                     1.12.3.1
                                                    Extra DRAM
BATT
          9400 - 1
                          Battery
                                     1.1.22.1
                                                    Battery Supply
                       2
                                                    Extra DRAM
          9401-n
                          C8
                                16
                                     1.12.3.1
BERR
          9400 - 1
                       2
                          H29
                                27
                                     1.1.1.2
                                                    Bus Error
BG
          9400 - 1
                          H29
                                11
                                     1.1.1.2
                                                    DMA Transfer Bus Grant
          DMA slot
                          a17
                                     1.1.11.1
```

BK 0-7	9400-1	1	I17		1.1.5.1	Individual Decoded Bank Address Space
0 1 2	9400-1	1	I19	2	1.1.4.1	EPROMs
3 4 5	9400-1 9400-1	1 4	I18 J14	5 5	1.1.6.1 1.1.12.1	Peripheral Decoder DRAM Controller
6 7 7	9400-3 9401-2/n DMA slot	6 2 a18	H6 C10	4 9	1.3.9.1 1.12.3.1 1.1.11.1	ADC Board Extra DRAM
BLDS	9400-1 9400-1 9400-3 9400-2/n	2 4 6 3	E28 L17 H6 C7	16 10 1 9	1.1.10.1 1.1.12.1 1.12.3.1	Buffered LDS RAM Controller ADC Board Extra DRAM
BR						DMA Transfer Bus Request
BRAS	9400-1 9400-1	2 4	H29 K16	13 6	1.1.1.2 1.1.16.1	Delayed BAS (by 1 CPU clock)
·	9400-1 9400-1 9400-3	4 6	K16 G20 G6	8 <sup>6</sup> 5,9 1	1.1.15.1 1.1.22.1 1.3.9.1	Battery Backup RS232 Interfaces ADC Board
BRW	9400-1 9400-1 9400-1 9400-1 9400-4 9400-6 9401-2/n 9401-2/n	2 7 9 4 1 1 2 2 2	E28 B21 G19 K10 L17 C8 B2 C7 C9 C10	15 19 12 12 2 3 12 5 2	1.1.10.1 1.1.22.1 1.1.20.1 1.1.12.1 1.1.16.1 1.4.2.1 1.6.2.1 1.12.3.1 1.12.3.1	Buffered R/W Battery Backup Front Panel Control RAM Select Display Controller TDC Bus Interface GPIB Extra DRAM
BUDS	9400-1 9400-1 9400-3 9401-2/n	2 4 6 3	E28 L17 H66 C7	17 13 10 13	1.1.10.1 1.1.12.1 1.3.9.1 1.12.3.1	Select RAM Controller ADC Board Extra DRAM
BW	9400-1 9400-1 9400-1 9400-1	7 8 8 8	H16 I13 J13 J13	6 5 3 6	1.1.19.1 1.1.20.1 1.1.20.1 1.1.20.1	Min/max Bytes WORD Mode Min/max/multiply

BWR	9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-3 9400-6 9400-6 9401-2/n 9401-2/n	2 9 7 6 6 6 4 6 1 1 3 3	C20 7 G17 4,9 G19 9 H12 13 L3 1 L4 13 L6 13 L17 4 H6 5 B2 9 B3 1 C5 1,19 C9 4	1.1.10.1 1.1.24.1 1.1.21.1 1.1.19.1 1.1.18.1 1.1.18.1 1.1.16.1 1.3.9.1 1.6.2.1 1.6.2.1 1.12.3.1 1.12.3.1	Inverted Buffered Write Line Timer Front Panel Control m-M/M Timing RS232 Port 1 RS232 Port 2 Display Controller ADC Board GPIB  Extra DRAM Extra DRAM
BW1	9400-1	13	F5 8 C4 25	1.1.32.1 1.1.31.1	Bandwidth Control
BW1 bar	9400-1 9400-1 9400-1	14 13 14	C4 25 E6 5 C4 26	1.1.32.1 1.1.31.1	Bandwidth Control
BW2	9400-1 9400-1	13 15	F3 6 A4 25	1.1.31.1 1.1.31.1	Bandwidth Control
BW2 bar	9400-1 9400-1	13 15	E6 6 A4 26	1.1.31.1 1.1.31.1	Bandwidth Control
BYDIS	9400-1 9400-2	4	L15 8 B4 1	1.1.12.1 1.2.2.1	Display DRAM Access
BYVEC	9400–2 9400–2	2 1	D1 12 B4 2	1.2.4.1 1.2.2.1	
B/W	9400-1	7	H16 6	1.1.19.1	Min/max Bytes Word Mode S+H Memorized Select Address
CA1-3	9400-1 9400-1 9400-1 9400-1	5 11 11 11	J22 H4 H4 H4	1.1.17.1 1.1.17.1 1.1.31.3 1.1.34.1	Calibration Codes Calibration Codes Frontend Control Calibration System
CAC	9400-1 9400-1 9400-1	13 13	E12 12 switch 7	1.1.32.1	AC Trig Select
CACLR	9400-1 9400-1	13 13	E12 13 switch 8	1.1.32.1	LF Rej Trig Select
CALEN	9400-1 9400-1 9400-1	6 11 11	F18 12 H4 9 H4 9	1.1.17.1 1.1.17.1 1.1.31.1	S+H Load Strobe Frontend Control
CALENP	9400-1 9400-1 9400-1 9400-1	11 11 11 11	H4 9 H4 8 H3 2 H3 2	1.1.34.1 1.1.17.1 1.1.17.1 1.1.31.3	Calibration System  Calibration System
CAL1	9400-1 9400-1 9400-1	11 11	H3 2 G6 1,14	1.1.31.3 1.1.34.1 1.1.31.3	Frontend Control Calibration CHAN1
CAL2	9400-1 9400-1	14 11	C4 44 G6 7,8	1.1.31.2 1.1.31.3	Calibration Input Calibration CHAN2
CAS	9400-1 9400-1 9400-1	15 4 5	A4 44 K21 5 K23- 15	1.1.31.3 1.1.12.1 1.1.14.1	Calibration Input DRAM Column Addr Strobe Dynamic RAM
CDC	9400-1 9400-1 9400-1	5 13 13	-L30 15 E12 10 switch 5	1.1.14.1 1.1.32.1 1.1.32.1	DC Trigger Select

CDCHR	9400-1 9400-1	13 13	E12 swite	11 sh 6	1.1.32.1 1.1.32.1	HF Rej Trigger Sel
CK 8MHz	9400-1	4	K17	10	1.1.15.1	Main 8 MHz CPU Clock
CKbar	9400-1	4	K17	9	1.1.15.1	8 MHz Clock
	9400-1	9	F17	1	1.1.21.1	Front Panel Control
	9400-1	9	G18	14	1.1.21.1	Front Panel Control
	9400-1	2	H29	15	1.1.1.2	CPU Clock
	9400-1	4	K12	9	1.1.12.1	DRAM Controller
	9400-1	4	K14	9	1.1.12.1	DRAM Controller
	9400-2	1	A2	2	1.2.2.1	
	9400-2	1	A4	2	1.2.2.1	Display Board
	9400-2	1	B2	3	1.2.2.1	mno Clark Dividos
	9400-6	1	A2	3	1.6.2.1	TDC Clock Divider
CT (C	9400-2/n	2	B6	5	1.12.3.1	100/50 WHz Clock
CK (Samp		2	K1	2,3		100/50 MHz Clock ADC Board
OU DID	9400-3	1 2	A1 9 D1	13	1.3.2.1 1.2.3.1	Display Board
CK BUF	9400-2 9400-2	2	C1	10	1.2.3.1	Display Board
	9400-2	2	E1	20	1.2.3.1	
	9400-2	2	E2	20	1.2.3.1	
	9400-2	2	E3,F			
	9400-2	2	G5,H		1.2.3.1	,
CKD	9400-1	7	I14	2	1.1.19.1	min/max Decision Clock
	9400-1	8	J11	9	1.1.20.1	
CKM	9400-1	7	I11	6	1.1.19.1	Multiplicator Clock
	9400-1	8	13	7	1.1.20.1	
	9400-1	8	J3	7	1.1.20.1	
CKR	9400-4	2	I3	3,6		Sample Clock
	9400-3	3	B1 9		1.3.9.1	Data Multiplexer
CKS	9400-1	7	I11	8	1.1.19.1	Multiplicator Shift Clock min/max Load Clock
	9400-1	8	18	12	1.1.20.1	min/max/mult
	9400-1	8	I9	12	1.1.20.1	
	9400-1	8	J8	12	1.1.20.1	
	9400-1	8	J9	12	1.1.20.1	
CLEAR						General Clear Line (for Display and S+H)
	9400-1	4	L14	12	1.1.12.1	DRAM Controller
	9400-1	4	L15	12	1.1.12.1	DRAM Controller
CRP	9400-9B					50/60 Hz Sync
	9400-1	1	J17	10	1.1.8.1	Sync and Line Trig
	9400-1	1	J17	11	1.1.8.1	Sync and Line Trig
CSI	9400-1	9	Н9	7	1.1.21.1	Front Panel Data Shift in
	9400-1	11	H4	11	1.1.17.1	Calibration Controller
	9400-1	11	H4	11	1.1.31.3	Analog Frontend Control
	9400-1	9	Н9	1	1.1.21.1	Front Panel Control
CSIP	9400-1	11	H4	6	1.1.31.3	Serial Frontend Data
	9400-1	12	F4	1,2	1.1.31.2	Frontend Digital Control
CS0	9400-1	13	E12	13	1.1.32.1	Front Panel Data Shift Out
ama1	9400-1	9	G17	2	1.1.21.1	Front Panel Control
CTC1	9400-1	13 13	E12	3	1.1.32.1 1.1.32.1	Int Trig CHAN1 Control
	9400-1	ΙĴ	swit	د ٠	1.1.76.1	

CTC2	9400-1 9400-1		E12 swit		1.1.32.1 1.1.32.1	Int Trig CHAN2 Control
CTE	9400-1 9400-1			5	1.1.32.1	Ext Trig Control
CTL	9400-1 9400-1	13 13		6	1.1.32.1 1.1.32.1	Line Trigger Control
CTN	9400-1	13	E6	11	1.1.32.1	Neg Trig Select
	9400-1	13	A13	7	1.1.32.1	
CTP	9400-1	13	E6	12	1.1.32.1	Pos Trig Select
DO /	9400-1	13 2	A13 B5	5 1	1.1.32.1 1.4.4.1	Bidirectional CPU Data Bus
DO-4	9400-4 9400-4	2	دو 67	7	1.4.6.1	TDC Clock Divider
0 1	9400-4	2	G7	5	1.4.6.1	The clock bivides
2	9400-4	2	F6	11	1.4.6.1	
2	9400-4	2	£0 F7	14	1.4.6.1	
3	9400-4	2	F6	10	1.4.6.1	
3	9400-4	2	F7	2	1.4.6.1	
ر 4	9400-4	2	F6	9	1.4.6.1	
4	9400-4	2	F7	10	1.4.6.1	
4	9400-4	2	G6	5	1.4.6.1	
**	J4004	٤.	Q.O	_	2.4.0.1	
DDIS	9400-2	1	A2	14	1.2.2.1	Display DRAM Access Demand
	9400-1	4	L15	11	1.1.12.1	DRAM Controller
DERR	9400-6	1	A2	10	1.6.2.1	Hardware DMA Bus Error
	9401-2	1	Q2	e	1.12.2.1	
•	9400-1	2	E28	8	1.1.10.1	Bus Buffer
	9400-1	2	E28	11	1.1.10.1	Bus Buffer
DTACK	9400-1	9	G17	8	1.1.21.1	Data Transfer Acknowledge on
						CPU Bus
	9400-1	9	G20	3	1.1.21.1	CPU Bus Front Panel Control
	9400-1 9400-1	9 7	G20 G20	3 8	1.1.21.1 1.1.22.1	
						Front Panel Control
	9400-1	7	G20	8	1.1.22.1	Front Panel Control Backup RAM
	9400-1 9400-1	7 7	G20 H15	8 3	1.1.22.1 1.1.19.1 1.1.12.1 1.1.18.1	Front Panel Control Backup RAM Min/max/mult DRAM Controller RS232 Interfaces
	9400-1 9400-1 9400-1	7 7 4	G20 H15 J15 J15	8 3 3	1.1.22.1 1.1.19.1 1.1.12.1 1.1.18.1 1.1.4.1	Front Panel Control Backup RAM Min/max/mult DRAM Controller RS232 Interfaces EPROM Addressing
	9400-1 9400-1 9400-1 9400-1 9400-1	7 7 4 6 1 4	G20 H15 J15 J15 J15 K16	8 3 3 6 11 6	1.1.22.1 1.1.19.1 1.1.12.1 1.1.18.1 1.1.4.1 1.1.16.1	Front Panel Control Backup RAM Min/max/mult DRAM Controller RS232 Interfaces EPROM Addressing Display Controller
	9400-1 9400-1 9400-1 9400-1 9400-1 9400-3	7 7 4 6 1 4 6	G20 H15 J15 J15 J15 K16 F13	8 3 6 11 6 3	1.1.22.1 1.1.19.1 1.1.12.1 1.1.18.1 1.1.4.1 1.1.16.1 1.3.10.1	Front Panel Control Backup RAM Min/max/mult DRAM Controller RS232 Interfaces EPROM Addressing Display Controller ADC Memory Control
	9400-1 9400-1 9400-1 9400-1 9400-1 9400-3 9400-4	7 7 4 6 1 4 6	G20 H15 J15 J15 J15 K16 F13 C7	8 3 6 11 6 3 11	1.1.22.1 1.1.19.1 1.1.12.1 1.1.18.1 1.1.4.1 1.1.16.1 1.3.10.1 1.4.4.1	Front Panel Control Backup RAM Min/max/mult DRAM Controller RS232 Interfaces EPROM Addressing Display Controller ADC Memory Control TDC Command Register
	9400-1 9400-1 9400-1 9400-1 9400-1 9400-3 9400-4 9400-6	7 7 4 6 1 4 6 1	G20 H15 J15 J15 K16 F13 C7 C2	8 3 6 11 6 3 11 4	1.1.22.1 1.1.19.1 1.1.12.1 1.1.18.1 1.1.4.1 1.1.16.1 1.3.10.1 1.4.4.1 1.6.2.1	Front Panel Control Backup RAM Min/max/mult DRAM Controller RS232 Interfaces EPROM Addressing Display Controller ADC Memory Control TDC Command Register GPIB
	9400-1 9400-1 9400-1 9400-1 9400-1 9400-3 9400-4 9400-6 9401-2	7 7 4 6 1 4 6 1 1	G20 H15 J15 J15 K16 F13 C7 C2 E9	8 3 6 11 6 3 11 4 10	1.1.22.1 1.1.19.1 1.1.12.1 1.1.18.1 1.1.4.1 1.1.16.1 1.3.10.1 1.4.4.1 1.6.2.1 1.12.2.1	Front Panel Control Backup RAM Min/max/mult DRAM Controller RS232 Interfaces EPROM Addressing Display Controller ADC Memory Control TDC Command Register
	9400-1 9400-1 9400-1 9400-1 9400-1 9400-3 9400-4 9400-6 9401-2 9401-2	7 7 4 6 1 4 6 1 1 1 2	G20 H15 J15 J15 J15 K16 F13 C7 C2 E9 B6 3	8 3 6 11 6 3 11 4 10	1.1.22.1 1.1.19.1 1.1.12.1 1.1.18.1 1.1.4.1 1.3.10.1 1.4.4.1 1.6.2.1 1.12.2.1 1.12.3.1	Front Panel Control Backup RAM Min/max/mult DRAM Controller RS232 Interfaces EPROM Addressing Display Controller ADC Memory Control TDC Command Register GPIB GPIB
	9400-1 9400-1 9400-1 9400-1 9400-1 9400-3 9400-4 9400-6 9401-2 9401-2 9400-1	7 7 4 6 1 4 6 1 1 1 2 2	G20 H15 J15 J15 J15 K16 F13 C7 C2 E9 B6 3 H29	8 3 6 11 6 3 11 4 10 ,10	1.1.22.1 1.1.19.1 1.1.12.1 1.1.18.1 1.1.4.1 1.3.10.1 1.4.4.1 1.6.2.1 1.12.2.1 1.12.3.1 1.1.1.2	Front Panel Control Backup RAM Min/max/mult DRAM Controller RS232 Interfaces EPROM Addressing Display Controller ADC Memory Control TDC Command Register GPIB GPIB CPU DTACK Input
EI	9400-1 9400-1 9400-1 9400-1 9400-1 9400-3 9400-4 9400-6 9401-2 9401-2 9400-1 9400-1	7 7 4 6 1 4 6 1 1 1 2 2	G20 H15 J15 J15 J15 K16 F13 C7 C2 E9 B6 3 H29 A5	8 3 6 11 6 3 11 4 10 ,10 6	1.1.22.1 1.1.19.1 1.1.12.1 1.1.18.1 1.1.4.1 1.1.16.1 1.3.10.1 1.4.4.1 1.6.2.1 1.12.2.1 1.12.3.1 1.1.1.2 1.4.4.1	Front Panel Control Backup RAM Min/max/mult DRAM Controller RS232 Interfaces EPROM Addressing Display Controller ADC Memory Control TDC Command Register GPIB GPIB CPU DTACK Input Enable Interrupt
	9400-1 9400-1 9400-1 9400-1 9400-1 9400-3 9400-4 9401-2 9401-2 9401-2 9400-1 9400-4	7 7 4 6 1 4 6 1 1 2 2 1	G20 H15 J15 J15 K16 F13 C7 C2 E9 B6 3 H29 A5 C4	8 3 6 11 6 3 11 4 10 ,10 6 5	1.1.22.1 1.1.19.1 1.1.18.1 1.1.4.1 1.1.16.1 1.3.10.1 1.4.4.1 1.6.2.1 1.12.2.1 1.12.3.1 1.1.1.2 1.4.4.1 1.4.4.1	Front Panel Control Backup RAM Min/max/mult DRAM Controller RS232 Interfaces EPROM Addressing Display Controller ADC Memory Control TDC Command Register GPIB GPIB CPU DTACK Input Enable Interrupt Interrupt Controller
EI	9400-1 9400-1 9400-1 9400-1 9400-1 9400-3 9400-4 9400-6 9401-2 9401-2 9400-1 9400-4 9400-4	7 7 4 6 1 4 6 1 1 2 2 1 1 3	G20 H15 J15 J15 K16 F13 C7 C2 E9 B6 3 H29 A5 C4 Q29	8 3 6 11 6 3 11 4 10 ,10 6 5 C	1.1.22.1 1.1.19.1 1.1.12.1 1.1.18.1 1.1.4.1 1.1.16.1 1.3.10.1 1.4.4.1 1.6.2.1 1.12.2.1 1.12.3.1 1.1.1.2 1.4.4.1 1.4.7.1 1.2.6.1	Front Panel Control Backup RAM Min/max/mult DRAM Controller RS232 Interfaces EPROM Addressing Display Controller ADC Memory Control TDC Command Register GPIB GPIB CPU DTACK Input Enable Interrupt Interrupt Controller End of Vector X
EOVX	9400-1 9400-1 9400-1 9400-1 9400-1 9400-3 9400-4 9400-6 9401-2 9401-2 9400-1 9400-4 9400-4 9400-2 9400-2	7 7 4 6 1 4 6 1 1 2 2 1 1 3 2	G20 H15 J15 J15 K16 F13 C7 C2 E9 B6 3 H29 A5 C4 Q29 D2	8 3 6 11 6 3 11 4 10 ,10 6 5 C	1.1.22.1 1.1.19.1 1.1.12.1 1.1.18.1 1.1.4.1 1.3.10.1 1.4.4.1 1.6.2.1 1.12.2.1 1.12.3.1 1.1.1.2 1.4.4.1 1.4.7.1 1.2.6.1 1.2.3.1	Front Panel Control Backup RAM Min/max/mult DRAM Controller RS232 Interfaces EPROM Addressing Display Controller ADC Memory Control TDC Command Register GPIB GPIB  CPU DTACK Input Enable Interrupt Interrupt Controller End of Vector X WRVEC
	9400-1 9400-1 9400-1 9400-1 9400-1 9400-3 9400-4 9401-2 9401-2 9401-2 9400-1 9400-4 9400-2 9400-2 9400-2	7 7 4 6 1 4 6 1 1 2 2 1 1 3 2 4	G20 H15 J15 J15 K16 F13 C7 C2 E9 B6 3 H29 A5 C4 Q29 D2 Q14	8 3 6 11 6 3 11 4 10 ,10 6 5 C	1.1.22.1 1.1.19.1 1.1.12.1 1.1.18.1 1.1.4.1 1.1.16.1 1.3.10.1 1.4.4.1 1.6.2.1 1.12.2.1 1.12.3.1 1.1.1.2 1.4.4.1 1.4.7.1 1.2.6.1 1.2.3.1 1.2.6.1	Front Panel Control Backup RAM Min/max/mult DRAM Controller RS232 Interfaces EPROM Addressing Display Controller ADC Memory Control TDC Command Register GPIB GPIB  CPU DTACK Input Enable Interrupt Interrupt Controller End of Vector X WRVEC End of Vector Y
EOVY	9400-1 9400-1 9400-1 9400-1 9400-1 9400-3 9400-4 9401-2 9401-2 9401-2 9400-1 9400-4 9400-2 9400-2 9400-2 9400-2	7 7 4 6 1 4 6 1 1 2 2 1 1 3 2 4 2	G20 H15 J15 J15 J15 K16 F13 C7 C2 E9 B6 3 H29 A5 C4 Q29 D2 Q14 D2	8 3 6 11 6 3 11 4 10 ,10 6 5 C 1	1.1.22.1 1.1.19.1 1.1.18.1 1.1.4.1 1.1.16.1 1.3.10.1 1.4.4.1 1.6.2.1 1.12.2.1 1.12.3.1 1.1.1.2 1.4.4.1 1.4.7.1 1.2.6.1 1.2.3.1 1.2.3.1	Front Panel Control Backup RAM Min/max/mult DRAM Controller RS232 Interfaces EPROM Addressing Display Controller ADC Memory Control TDC Command Register GPIB GPIB  CPU DTACK Input Enable Interrupt Interrupt Controller End of Vector X WRVEC End of Vector Y WRVEC
EOVX	9400-1 9400-1 9400-1 9400-1 9400-1 9400-3 9400-4 9401-2 9401-2 9401-2 9400-1 9400-4 9400-2 9400-2 9400-2 9400-2 9400-2	7 7 4 6 1 1 1 2 2 1 1 3 2 4 2 2	G20 H15 J15 J15 J15 K16 F13 C7 C2 E9 B6 3 H29 A5 C4 Q29 D2 Q14 D2 L15	8 3 6 11 6 3 11 4 10 ,10 10 6 5 C 1 6	1.1.22.1 1.1.19.1 1.1.12.1 1.1.18.1 1.1.4.1 1.1.16.1 1.3.10.1 1.4.4.1 1.6.2.1 1.12.2.1 1.12.3.1 1.1.1.2 1.4.4.1 1.4.7.1 1.2.6.1 1.2.3.1 1.2.6.1 1.2.3.1 1.1.9.1	Front Panel Control Backup RAM Min/max/mult DRAM Controller RS232 Interfaces EPROM Addressing Display Controller ADC Memory Control TDC Command Register GPIB GPIB CPU DTACK Input Enable Interrupt Interrupt Controller End of Vector X WRVEC End of Vector Y WRVEC General Hardware Bus Error
EOVY	9400-1 9400-1 9400-1 9400-1 9400-1 9400-3 9400-4 9400-6 9401-2 9401-2 9400-1 9400-4 9400-2 9400-2 9400-2 9400-2 9400-2 9400-1 9400-1	7 7 4 6 1 4 6 1 1 2 2 1 1 3 2 4 2 2 2 2	G20 H15 J15 J15 K16 F13 C7 C2 E9 B6 3 H29 A5 C4 Q29 D2 Q14 D2 L15 E28	8 3 6 11 6 3 11 4 10 ,10 10 6 5 C 1 C 1 6 9	1.1.22.1 1.1.19.1 1.1.12.1 1.1.18.1 1.1.4.1 1.1.16.1 1.3.10.1 1.4.4.1 1.6.2.1 1.12.2.1 1.12.3.1 1.1.1.2 1.4.4.1 1.4.7.1 1.2.6.1 1.2.3.1 1.2.3.1 1.2.3.1 1.2.3.1 1.1.0.1	Front Panel Control Backup RAM Min/max/mult DRAM Controller RS232 Interfaces EPROM Addressing Display Controller ADC Memory Control TDC Command Register GPIB GPIB CPU DTACK Input Enable Interrupt Interrupt Controller End of Vector X WRVEC End of Vector Y WRVEC General Hardware Bus Error Bus Buffer
EOVX EOVY ERR	9400-1 9400-1 9400-1 9400-1 9400-1 9400-3 9400-4 9400-6 9401-2 9401-2 9400-1 9400-4 9400-2 9400-2 9400-2 9400-2 9400-1 9400-1	7 7 4 6 1 1 1 2 2 1 1 3 2 4 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	G20 H15 J15 J15 K16 F13 C7 C2 E9 B6 3 H29 A5 C4 Q29 D2 Q14 D2 L15 E28 E28	8 3 6 11 6 3 11 4 10 ,10 6 5 C 1 C 1 6 9 12	1.1.22.1 1.1.19.1 1.1.12.1 1.1.18.1 1.1.4.1 1.1.16.1 1.3.10.1 1.4.4.1 1.6.2.1 1.12.2.1 1.12.3.1 1.1.1.2 1.4.4.1 1.4.7.1 1.2.6.1 1.2.3.1 1.2.3.1 1.2.3.1 1.2.3.1 1.1.1.2	Front Panel Control Backup RAM Min/max/mult DRAM Controller RS232 Interfaces EPROM Addressing Display Controller ADC Memory Control TDC Command Register GPIB GPIB  CPU DTACK Input Enable Interrupt Interrupt Controller End of Vector X WRVEC End of Vector Y WRVEC General Hardware Bus Error Bus Buffer Bus Buffer
EOVY	9400-1 9400-1 9400-1 9400-1 9400-1 9400-3 9400-4 9400-6 9401-2 9401-2 9400-1 9400-4 9400-2 9400-2 9400-2 9400-2 9400-2 9400-1 9400-1	7 7 4 6 1 4 6 1 1 2 2 1 1 3 2 4 2 2 2 2	G20 H15 J15 J15 K16 F13 C7 C2 E9 B6 3 H29 A5 C4 Q29 D2 Q14 D2 L15 E28	8 3 6 11 6 3 11 4 10 ,10 10 6 5 C 1 C 1 6 9	1.1.22.1 1.1.19.1 1.1.12.1 1.1.18.1 1.1.4.1 1.1.16.1 1.3.10.1 1.4.4.1 1.6.2.1 1.12.2.1 1.12.3.1 1.1.1.2 1.4.4.1 1.4.7.1 1.2.6.1 1.2.3.1 1.2.3.1 1.2.3.1 1.2.3.1 1.1.0.1	Front Panel Control Backup RAM Min/max/mult DRAM Controller RS232 Interfaces EPROM Addressing Display Controller ADC Memory Control TDC Command Register GPIB GPIB CPU DTACK Input Enable Interrupt Interrupt Controller End of Vector X WRVEC End of Vector Y WRVEC General Hardware Bus Error Bus Buffer

							÷
	ETR	9400-1	10	Q5	E	1.1.33.1	External Trigger
	Dir	9400-1	3	swite		1.1.32.1	
	EXT	9400-1	10F:			1.1.33.1	External Trigger in
	FA	9400-4	1	в5	9	1.4.4.1	50/100 MHz Select
		9400-4	2	G7	11	1.4.6.1	
	FA 1-5						Front Panel Address Read Bus
	1	9400-5	1	CDE	1	1.5.2.1	Potentiometers
	2	9400–5	1		16	1.5.2.1	
	3	9400–5	1	CDE	15	1.5.2.1	
	4	9400-5	2	A	6	1.5.3.1	Switcher
	4	9400-5	1	В		1.5.2.1	Potentiometers
	5	9400-5	1		,5,11	1.5.2.1	
	1-5	9400-1	9	C18	,	1.1.21.1	Barry Banal Control
	4	9400-1	9	F19	4	1.1.21.1	Front Panel Control Front Panel Control
	5	9400-1	9	F19	5	1.1.21.1	Front Panel Control
	FA O	9400-5	1	CDE	8	1.5.2.1	Analog Serial Bus
999	AN O	9400-1	9	C17	2	1.1.21.1	
Sec	FC	9400-1	1	K13	8	1.1.5.1	CPU Function Code Mode Data
		J .00 =					Transfer
		9400-1	1	I17	7 ·	1.1.5.1	
	-	9400-1	1	L13	13	1.1.5.1	
	FC 0-2	9400-1	2	H29	26+	1.1.1.2	CPU Function Code (data
					_		-interrupt)
	0-1	9400-1	1	K13	9+	1.1.5.1	Block Decoder
	GAIN1	9400-1	11	G5	14	1.1.31.3	Gain CHAN 1
	GAINI	9400-1	14	C4	20	1.1.31.2	Frontend Gain
	GAIN2	9400-1	11	G5	8	1.1.31.3	Gain CHAN 2
	GHILLE	9400-1	15	A4	20	1.1.31.2	Frontend Gain
	GBUS	9400-1	4	K11	14	1.1.12.1	CPU Bus DRAM Access
		9400-1	5	C21		1.1.13.1	
		9400-1	4	J15	1	1.1.12.1	
		9400-1	4	K10	10	1.1.12.1	
		9400-1	4	K13	3	1.1.12.1	
		9400-1	4	L11	1+	1.1.12.1	
	GCAL	9400-1	4	K10	6	1.1.12.1	S+H DAC DRAM Access
		9400-1	4,	F18	9	1.1.17.1	Calibration Controller
		9400-1	4	L13	1	1.1.12.1	_
		9400-1	5	L20	15	1.1.13.1	RAM Address Select
		9400-1	5	K21	1	1.1.13.1	
	GDIS	9400-1	4	K10	8	1.1.12.1	Display DRAM Access
		9400-1	4	L13	5	1.1.12.1	DAM A 11 0-1A
		9400-1	5	L18	15	1.1.13.1	RAM Address Select
	~***	9400-1	5	L19	15	1.1.13.1	C. H. Deference Cround
	GNDCAL	9400-1	6	GND	6	1.1.17.1	S+H Reference Ground General DRAM Access
	GRAM	9400-1	4 5	L12	6	1.1.12.1	RAM Address Select
	CDFF	9400-1 9400-1	ے 4	K22 L11	1+ 8	1.1.13.1 1.1.12.1	Refresh DRAM Access
	GREF	9400-1 9400-1	4	K13	13	1.1.12.1	Wellegn biwn pecess
		9400-1 9400-1	4	L10	13	1.1.12.1	
		9400-1	5	L18	ربد	1.1.13.1	RAM Address Select
		9400-1	5	L22		1.1.13.1	RAM Address Select
		J-1001	_	aur tur tur			

HALT	9400-1	1	J17	1	1.1.3.1	General Halt Line (boot with RESET)
	9400-1	2	H29	17	1.1.1.2	CPU Halt
	9400-1	2	L15	2	1.1.9.1	Time Out
IN CHAN1					1.1.31.2	CHAN 1 Input
IN CHAN2					1.1.31.2	CHAN 2 Input
		9	H16	9		
INT1	9400-1	9		9	1.1.21.1	Individual Interrupt Request
INT2	DMA slot	,	a12	10	1.1.11.1	DMA Interrupt
INT3	9400-1	6	L4	18	1.1.18.1	RS232-1 Interrupt
INT4	9400-1	6	L6	18	1.1.18.1	RS232-2 Interrupt
INT5	9400-4	1	C5	13	1.4.7.1	TDC Interrupt
INT6	9400-6	1	C2	1	1.6.2.1	GPIB Interrupt
INT7	DMA slot		a13		1.1.11.1	Test Interrupt
	9400-1	1	H20	1	1.1.7.1	Interrupt Decoder
IPL 0	9400–1	1	H20	6–9	1.1.7.1	External Coded CPU Interrupt Priority Level
	9400-1	2	H29	23+	1.1.1.2	CPU Int Inputs
IT	9400-4	1	A5	2	1.4.4.1	Random Trig Enable
	9400-4	3	G1	11	1.4.8.1	<b>.</b>
		_				
LDS	9400-1	2	Н29	8	1.1.1.2	Lower Byte Data Bus Strobe (word transf with UDS)
	9400-1	2	E28	4	1.1.10.1	Bus Buffer
LTR	9400-1	1	J17	13	1.1.8.1	Line Synchronization
	9400-1	13s	witch		1.1.32.1	
MCL	9400-1	7	H15	11	1.1.19.1	
	9400-1	7	G17	13	1.1.19.1	
	9400-1	7	H11	1	1.1.19.1	
	9400-1	7	H16	3	1.1.19.1	
	9400-1	8	I3	1	1.1.20.1	m-M/M
	9400-1	7	I15	1	1.1.19.1	
	9400-1	8	J3	ī	1.1.20.1	m-M/M
	,,00 1	Ū	0.5	-		···
MER	9400-1	7	H12	11	1.1.19.1	min/max Product Enable Read
	9400-1	8	I7	1+	1.1.20.1	
	9400-1	8	J7	1+	1.1.20.1	•
MEW	9400-1	7	H13	3	1.1.19.1	min/max Mult Write Enable
	9400-1	8	<b>I</b> 6	1+	1.1.20.1	
	9400-1	7	I10	3	1.1.19.1	
	9400-1	7	T11	4	1.1.19.1	
	9400-1	8	J6	1+	1.1.20.1	
	9400-1	7	J10	3	1.1.19.1	
	J <del>400</del> -1	,	0.10	J	* • * • * > • *	
MIN	9400-1	7	H12	5	1.1.19.1	max/min Test
	9400-1	7	I12	10	1.1.19.1	
	9400-1	8	J11	1	1.1.20.1	
	9400-1	8	J12	2,4	1.1.20.1	
	)	9	~ ». «	~, ¬		
MLL	9400-1	7	J13	10	1.1.19.1	min/max Mult Input DATA Strobe

MNE	9400-1	7	I12	8	1.1.19.1	Internal Min Product Enable Read
	9400-1	8	18	3	1.1.20.1	
MNH 0-1	9400-1	7	J10		1.1.19.1	Upper Byte Min Load Mult CTE Load Shift Command
0	9400-1	8	J8	1	1.1.20.1	
1	9400-1	8	J8	19	1.1.20.1	
MNL 0-1	9400-1	7	I10		1.1.19.1	Lower Byte Min Load Mult CTE Load Shift Command
0	9400-1	8	18	1	1.1.20.1	
1	9400-1	8	18	19	1.1.20.1	,
MXE	9400-1	7	I12	6	1.1.19.1	Internal Max Read Enable
	9400-1	8	<b>I</b> 9	3	1.1.20.1	
1.00000 A 4	9400-1	8	710	3	1.1.20.1	The Date Was I and Grand
MXH 0-1	9400-1	7	<b>J1</b> 0	4	1.1.19.1	Upper Byte Max Load Command
0	9400-1	8		1	1.1.20.1	
1	9400-1	8		19	1.1.20.1	
MXL 0-1	9400-1	7	I10		1.1.19.1	Lower Byte Max Load Command
0	9400-1	8	19	1	1.1.20.1	•
1	9400-1	8	19	19	1.1.20.1	•
	0100 1	2	•	mp.	4 / 0 4	M
NEG IN	9400-4	3	See		1.4.8.1	Neg Trigger Pulse
NREF	9400-1	9	Conn		1.1.12.1	Front Panel Neg Reference
	9400–5	1		1	1.5.2.1	Pots Anticlockwise End
OFFSET1	9400-1	11	G5	1	1.1.31.3	Offset CHAN 1
	9400-1	14	C4	13	1.1.31.2	Offset Control
OFFSET2	9400-1	11	G5	7	1.1.31.1	Offset CHAN 2
	9400-1	15	A4	13	1.1.31.2	Offset Control
DOAT	0/00 1		171 A	11	1.1.12.1	S+H DAC Data Strobe
PCAL	9400-1 9400-1	4 4	K10 L14	13	1.1.12.1	S+n DAC Data Strobe
PCL	9400-1	11	G4	7	1.1.31.3	Probe Calibration Level
FUL	9400-1	10	E1	4	1.1.35.1	110be Calibration Dever
PDIS	9400-1	4	L13	6	1.1.12.1	Display Data Strobe
LDIS	9400-1	4	L15	13	1.1.12.1	Display Data Strobe
	9400-2	1	A4	12	1.2.2.1	Display Board
	9400-2	1	A4	13	1.2.2.1	Display Board
	9400-2	1	B5	11	1.2.2.1	
PGD	J <del>4</del> 00-2	*	22.2	** +	1.2.2.1	Display Board Present
2 02	9400-1	4	K16	5	1.1.16.1	Display Controller
PGDIS	9400-2	1	B4	6	1.2.2.1	Display End of Page
- <del> </del>	9400-1	4	Q40	b	1.1.16.1	Display Controller
	9400-2	1	I3	8	1.2.2.1	• •
	9400-2	1	H2	8	1.2.2.1	
PGM						EPROM Program Signal or A14 Address
	9400-1	1	EPROM	pato	h1.1.4.1	
	9400-1	1	L1-4		1.1.6.1	
	9400-1	1	U1-4		1.1.6.1	
POS IN	9400-1	3	See	TR	1.4.8.1	Pos Trig Pulse

PRCAL	9400-1	13		3	1.1.32.1	
PROBECAL	9400-1	10	E1 panel	6	1.1.35.1 1.1.5.1	Probe Calibration Output
PREF	9400-1	9	Conn		1.1.21.1	Front Panel ref +5 V
LKEF	9400-5	í	COIIII	1	1.5.2.1	Pots Clockwise End
PR 0-7	9400-1	1	I18	1	1.1.6.1	Peripheral Decode
0	9400-6	1	A1	1	1.6.2.1	Terpherar becode
.0	9400-6	1		15	1.6.2.1	
0	9400-6	1		13	1.6.2.1	
1	9400-4	1		4	1.4.3.1	
2	9400-1	9		10	1.1.20.1	Front Panel Control
2	9400-1	9		13	1.1.20.1	Front Panel Control
2	9400-1	9	G20	1	1.1.20.1	Front Panel Control
3	9400-1	6		4	1.1.18.1	RS232 Interfaces
3	9400-1	6		19	1.1.18.1	RS232 Interfaces
3	9400-1	6		1,4	1.1.18.1	RS232 Interfaces
4	9400-1	7		4	1.1.19.1	Min/max Timing
5	9400-1	7		4+	1.1.22.1	Battery Backup
6	9400-1	4		4	1.1.16.1	Display Controller
6	9400-1	4	L17	1,5		Display Controller
7	9400-1	9	G17	6+	1.1.24.1	Timer
PRT	9400-4	1	A5	5	1.4.4.1	Post/pre Trig Select
	9400-4	4	D2	1	1.4.10.1	
D.4.C	0.400 1	,	1701	^	1 1 10 1	DDAW Days Address Churchs
RAS	9400-1	4		9	1.1.12.1	DRAM Row Address Strobe
	9400-1	5	K23-		1.1.14.1	Dynamic RAM
D A CCC	9400-1	5	-L30	4	1.1.14.1	•
RATE	9400-1 9400-1	5 2	-L30 K1	4 6	1.1.14.1 1.4.3.1	100/50 MHz Select
	9400-1 9400-1 9400-3	5 2 1	-L30 K1 A2	4 6 4	1.1.14.1 1.4.3.1 1.3.2.1	100/50 MHz Select ADC Board
RESET	9400-1 9400-1 9400-3 9400-1	5 2 1 1	-L30 K1 A2 J17	4 6 4 2	1.1.14.1 1.4.3.1 1.3.2.1 1.1.3.1	100/50 MHz Select ADC Board General Reset Line (Boot with HALT)
	9400-1 9400-3 9400-1 9400-1	5 2 1 1	-L30 K1 A2 J17 H29	4 6 4 2	1.1.14.1 1.4.3.1 1.3.2.1 1.1.3.1	100/50 MHz Select ADC Board General Reset Line (Boot with HALT) General Reset
RESET	9400-1 9400-3 9400-1 9400-1 9400-1	5 2 1 1 2 9	-L30 K1 A2 J17 H29 F17	4 6 4 2 18 13	1.1.14.1 1.4.3.1 1.3.2.1 1.1.3.1 1.1.1.2 1.1.1.1	100/50 MHz Select ADC Board General Reset Line (Boot with HALT) General Reset Front Panel Control
RESET	9400-1 9400-3 9400-1 9400-1 9400-1 9400-1	5 2 1 1 2 9	-L30 K1 A2 J17 H29 F17 F19	4 6 4 2 18 13 12	1.1.14.1 1.4.3.1 1.3.2.1 1.1.3.1 1.1.1.2 1.1.21.1 1.1.21.1	100/50 MHz Select ADC Board General Reset Line (Boot with HALT) General Reset
RESET	9400-1 9400-3 9400-1 9400-1 9400-1 9400-1 9400-1	5 2 1 1 2 9 9	-L30 K1 A2 J17 H29 F17 F19 J15	4 6 4 2 18 13 12 9	1.1.14.1 1.4.3.1 1.3.2.1 1.1.3.1 1.1.1.2 1.1.21.1 1.1.21.1 1.1.9.1	100/50 MHz Select ADC Board General Reset Line (Boot with HALT) General Reset Front Panel Control Front Panel Control
RESET	9400-1 9400-3 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1	5 2 1 1 2 9 9 2 6	-L30 K1 A2 J17 H29 F17 F19 J15 K8	4 6 4 2 18 13 12 9	1.1.14.1 1.4.3.1 1.3.2.1 1.1.3.1 1.1.1.2 1.1.21.1 1.1.21.1 1.1.9.1 1.1.18.1	100/50 MHz Select ADC Board General Reset Line (Boot with HALT) General Reset Front Panel Control Front Panel Control RS232 Interfaces
RESET	9400-1 9400-3 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1	5 2 1 1 2 9 9 2 6 4	-L30 K1 A2 J17 H29 F17 F19 J15 K8 K14	4 6 4 2 18 13 12 9 10 4	1.1.14.1 1.4.3.1 1.3.2.1 1.1.3.1 1.1.1.2 1.1.21.1 1.1.21.1 1.1.9.1 1.1.18.1 1.1.12.1	100/50 MHz Select ADC Board General Reset Line (Boot with HALT) General Reset Front Panel Control Front Panel Control
RESET	9400-1 9400-3 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1	5 2 1 1 2 9 9 2 6 4 2	-L30 K1 A2 J17 H29 F17 F19 J15 K8 K14 K15	4 6 4 2 18 13 12 9 10 4 11	1.1.14.1 1.4.3.1 1.3.2.1 1.1.3.1 1.1.1.2 1.1.21.1 1.1.21.1 1.1.9.1 1.1.18.1 1.1.12.1 1.1.9.1	100/50 MHz Select ADC Board General Reset Line (Boot with HALT) General Reset Front Panel Control Front Panel Control RS232 Interfaces RAM Controller
RESET	9400-1 9400-3 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1	5 2 1 1 2 9 9 2 6 4 2 4	-L30 K1 A2 J17 H29 F17 F19 J15 K8 K14 K15 L12	4 6 4 2 18 13 12 9 10 4 11 12	1.1.14.1 1.4.3.1 1.3.2.1 1.1.3.1 1.1.1.2 1.1.21.1 1.1.21.1 1.1.9.1 1.1.12.1 1.1.12.1 1.1.12.1	100/50 MHz Select ADC Board General Reset Line (Boot with HALT) General Reset Front Panel Control Front Panel Control RS232 Interfaces RAM Controller RAM Controller
RESET	9400-1 9400-3 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1	5 2 1 2 9 2 6 4 2 4 4	-L30 K1 A2 J17 H29 F17 F19 J15 K8 K14 K15 L12 L16	4 6 4 2 18 13 12 9 10 4 11 12 1+	1.1.14.1 1.4.3.1 1.3.2.1 1.1.3.1 1.1.1.2 1.1.21.1 1.1.21.1 1.1.9.1 1.1.12.1 1.1.19.1 1.1.12.1 1.1.12.1 1.1.16.1	100/50 MHz Select ADC Board General Reset Line (Boot with HALT) General Reset Front Panel Control Front Panel Control RS232 Interfaces RAM Controller RAM Controller Display Controller
RESET	9400-1 9400-3 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1	5 2 1 2 9 2 6 4 2 4 4 1	-L30 K1 A2 J17 H29 F17 F19 J15 K8 K14 K15 L12 L16 A2	4 6 4 2 18 13 12 9 10 4 11 12 1+ 1	1.1.14.1 1.4.3.1 1.3.2.1 1.1.3.1 1.1.1.2 1.1.21.1 1.1.21.1 1.1.9.1 1.1.18.1 1.1.12.1 1.1.9.1 1.1.16.1 1.1.16.1 1.2.2.1	100/50 MHz Select ADC Board General Reset Line (Boot with HALT) General Reset Front Panel Control Front Panel Control RS232 Interfaces RAM Controller RAM Controller Display Controller Display Board
RESET	9400-1 9400-3 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-2 9400-2	5 2 1 2 9 9 2 6 4 2 4 4 1 1	-L30 K1 A2 J17 H29 F17 F19 J15 K8 K14 K15 L12 L16 A2 C4	4 6 4 2 18 13 12 9 10 4 11 12 1+ 1	1.1.14.1 1.4.3.1 1.3.2.1 1.1.3.1 1.1.1.2 1.1.21.1 1.1.21.1 1.1.9.1 1.1.18.1 1.1.12.1 1.1.19.1 1.1.12.1 1.1.12.1 1.1.12.1 1.1.13.1	100/50 MHz Select ADC Board General Reset Line (Boot with HALT) General Reset Front Panel Control Front Panel Control RS232 Interfaces RAM Controller RAM Controller Display Controller
RESET	9400-1 9400-3 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-2 9400-2 9400-2	5 2 1 2 9 2 6 4 2 4 4 1 1 2	-L30 K1 A2 J17 H29 F17 F19 J15 K8 K14 K15 L12 L16 A2 C4 Trans	4 6 4 2 18 13 12 9 10 4 11 12 1+ 1 1	1.1.14.1 1.4.3.1 1.3.2.1 1.1.3.1 1.1.1.2 1.1.21.1 1.1.21.1 1.1.9.1 1.1.12.1 1.1.12.1 1.1.12.1 1.1.12.1 1.1.2.1 1.1.2.1 1.1.2.1 1.1.2.1	100/50 MHz Select ADC Board General Reset Line (Boot with HALT) General Reset Front Panel Control Front Panel Control RS232 Interfaces RAM Controller RAM Controller Display Controller Display Board
RESET	9400-1 9400-3 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-2 9400-2 9400-2 9400-2	5 2 1 2 9 2 6 4 2 4 4 1 1 2 1	-L30 K1 A2 J17 H29 F17 F19 J15 K8 K14 K15 L12 L16 A2 C4 Trans	4 6 4 2 18 13 12 9 10 4 11 12 1+ 1 1 2 2	1.1.14.1 1.4.3.1 1.3.2.1 1.1.3.1 1.1.1.2 1.1.21.1 1.1.21.1 1.1.9.1 1.1.12.1 1.1.12.1 1.1.16.1 1.2.2.1 1.2.3.1 1.2.5.1 1.4.4.1	100/50 MHz Select ADC Board General Reset Line (Boot with HALT) General Reset Front Panel Control Front Panel Control RS232 Interfaces RAM Controller RAM Controller Display Controller Display Board
RESET	9400-1 9400-3 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-2 9400-2 9400-2 9400-2 9400-4 9400-6	5 2 1 2 9 2 6 4 2 4 1 1 2 1	-L30 K1 A2 J17 H29 F17 F19 J15 K8 K14 K15 L12 L16 A2 C4 Trans C7 A2	4 6 4 2 18 13 12 9 10 4 11 12 1+ 1 1 2 2	1.1.14.1 1.4.3.1 1.3.2.1 1.1.3.1 1.1.21.1 1.1.21.1 1.1.21.1 1.1.18.1 1.1.12.1 1.1.19.1 1.1.16.1 1.2.2.1 1.2.3.1 1.2.5.1 1.4.4.1 1.6.2.1	100/50 MHz Select ADC Board General Reset Line (Boot with HALT) General Reset Front Panel Control Front Panel Control RS232 Interfaces RAM Controller RAM Controller Display Controller Display Board
RESET	9400-1 9400-3 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-1 9400-2 9400-2 9400-2 9400-2	5 2 1 2 9 9 2 6 4 2 4 4 1 1 2 1 1	-L30 K1 A2 J17 H29 F17 F19 J15 K8 K14 K15 L12 L16 A2 C4 Trans	4 6 4 2 18 13 12 9 10 4 11 12 1+ 1 1 2 2	1.1.14.1 1.4.3.1 1.3.2.1 1.1.3.1 1.1.1.2 1.1.21.1 1.1.21.1 1.1.9.1 1.1.12.1 1.1.12.1 1.1.16.1 1.2.2.1 1.2.3.1 1.2.5.1 1.4.4.1	100/50 MHz Select ADC Board General Reset Line (Boot with HALT) General Reset Front Panel Control Front Panel Control RS232 Interfaces RAM Controller RAM Controller Display Controller Display Board

RF 0-3	9400-4	1 C	8	1.4.4.1	Read Functions
0	9400-4	4 B		1.4.12.1	
i 1	9400-4	5 B		1.4.15.1	
2	9400-4	5 B		1.4.15.1	
2	9400-4	ı c		1.4.4.1	
3	9400-4	1 C		1.4.4.1	
3	9400-4	1 E		1.4.7.1	
I	9400-4	1 A		1.4.4.1	Enable Int Roll Mode
1	9400-4	1 C		1.4.7.1	Discoura Line would be a control of the control of
RSEL	9400-4		12 2	1.1.12.1	Internal DRAM Select
TODL	9400-1		18 10	1.1.17.1	Calibration Controller
	9400-1		11 1	1.1.12.1	DRAM Controller
	9400-1		12 5	1.1.12.1	Didili Comercial
	9400-1		13 2	1.1.12.1	
	9400-1		12 10	1.1.12.1	
77	9400-1		3 8	1.4.8.1	Ready
Y			4 7	1.4.12.1	Interpolation TDC
	9400-4				Trigger System
/#4	9400-4			1.4.8.1	Read Write CPU Bus (dir of
/W	9400-1	2 11	29 9	1.1.1.2	•
	0.400 1	O 111	00 5	1 1 10 1	data) Bus Buffer
	9400-1		28 5	1.1.10.1	bus buller
	9400–1	1 I	19 3	1.1.4.1	
SCK	9400-1	9 F	17 6	1.1.21.1	Front Panel Shift Clock
	9400-1	11 H	4 10	1.1.17.1	Calibration Controller
	9400-1	11 H	14 10	1.1.31.3	Analog Frontend Control
	9400-1	9 H	19 2	1.1.20.1	Front Panel Control
SCKP	9400-1	11 H	14 7	1.1.31.3	Front Panel Control Clock
	9400-1	12 F	'4 9	1.1.31.2	Frontend Control CHAN1
	9400-1	12 F	12 8	1.1.31.2	Frontend Control CHAN2
SEX	9400-1	7 H	116 5	1.1.19.1	Signed Multiplicator
SIN	9400-1	9 0	17 3	1.1.21.1	Front Serial Data Shift in
SINT	9400-1	1 H	120 14	1.1.7.1	ORed Interrupt Request
	9400-1	3 E	MA slot	c10	
SRC	9400-1	4 K	(13 12	1.1.12.1	Select DRAM Row Col Mux
					Address
	9400-1	5 (	21 1	1.1.13.1	RAM Address Select
	9400-1	5 F	21 1	1.1.13.1	
	9400-1	5 K	(21 8	1.1.13.1	
	9400-1	5 I	20 1	1.1.13.1	
	9400-1	4 I	10 10	1.1.12.1	RAM Sequencer
SSE	9400-1	7 F	110 8	1.1.19.1	Signed Mult CTE
	9400-1	7 ]	15 5	1.1.19.1	Min/max Timing
	9400-1	8 3	19 11	1.1.20.1	Min/max/multiply
STVEC	9400-2	1 H	31 9	1.2.2.1	Start Vector
	9400-2	2 I	10	1.2.3.1	X and Y DACs
SYDIS	9400-1	2 F	(15 13	1.1.8.1	Display Line Synchronization
	9400-2	1 I	32 2	1.2.3.1	Display Board
SYNC	9400-4	2 ]	13 2,5	1.4.6.1	Sample Sync
	9400-3		31 4,5	1.3.1.1	ADC Board
T	9400-1	A13 Se		1.1.32.1	Trig to 9400-4 TDC
TCH1	9400-1		)13 Em	1.1.31.1	CHAN 1 Trigger
	9400-1		itch 3	1.1.32.1	

TCH2	9400-1 9400-1	15 Q1 13 swi		1.1.31.1 1.1.32.1	CHAN 2 Trigger
TCL	9400-1	4 L1		1.1.16.1	Clear State Abort
1013	9400-1	4 K1		1.1.16.1	
	9400-1	4 L1		1.1.16.1	
	9400-1	1 J1		1.1.3.1	Power on Reset
TD	9400-4	3 G4	4	1.4.8.1	Trigger System
	9400-4	4 A4	14	1.4.12.1	Interpolation TDC
	9400-4	4 C4	1	1.4.10.1	A and B Delay
	9400-4	4 C4	13		
TEST	DMA	3 sl	ot a3	1.1.11.1	Test Mode for 4928 Tester
					(disable auto reboot)
	9400-1	1 J1	9 3	1.1.3.1	
TR	9400-1	13 A1	3 3	1.1.32.1	Pos Trig to 9400-4
	9400-4	K8	10	1.4.8.1	Triger System
TR bar	9400-1	13 A1	3 2	1.1.32.1	Neg Trig to 9400-4
TRIGHI	9400-1	11 G4	14	1.1.31.3	High Trig Threshold
	9400-1	13 B1	.3 8	1.1.32.1	
TRIGLO	9400-1	11 G4		1.1.31.3	Low Trig Threshold
	9400-1	13 B1		1.1.32.1	
T2	9400-1	4 K1		1.1.15.1	4 MHz Clock
T3	9400-1	4 K1		1.1.15.1	2 MHz Clock
	9400-1	4 K1		1.1.15.1	
T 4-11	9400-1	4 K1		1.1.15.1	Derived Clocks
8	9400-1	4 L1		1.1.12.1	
8	9401-2/n	2 A1		1.12.3.1	
9	9401-2/n	3 B1		1.13.3.1	
9	9401-2/n	3 C5		1.12.3.1	
11	9400–1	4 L1	4 11	1.1.12.1	
T 12-15	9400-1	4 K2	20	1.1.15.1	Derived Clocks
12-14	9400-1	5 J2		1.1.17.1	
12-14	9400-1	5 L2		1.1.13.1	
14	9400-1	9 F1	.9 9	1.1.24.1	•
14	9400-1	9 H7	' 1	1.1.24.1	
14	9400-1	10 E1	9	1.1.35.1	
UDS	9400-1	2 H2	29 7	1.1.1.2	Upper Byte Data Bus Strobe (word transf with LDS)
	9400-1	2 E2	28 3	1.1.10.1	,
VPA	9400-1	1 L1	L3 11	1.1.5.1	Valid 68000 Mode Interrupt Peripheral Address
	9400-1	2 H2	29 21	1.1.1.2	
VX	9400-2	2 G		1.2.3.1	X Velocity
	9400-2	3 Q:		1.2.6.2	X Integrator
	9400-2		20	1.2.6.2	
	9400-2		22 c	1.2.6.2	
VY	9400-2	2 G		1.2.3.1	Y Velocity
	9400-2	4 Q		1.2.6.2*	Integrator
	9400-2	4 Q	-	1.2.6.2*	
	9400-2	4 Q	7 с	1.2.6.2*	

WEL WEU WF0-3 WRVEC WTVEC	9400-1 9400-1 9400-4 9400-2 9400-2	1 C8	1 3 I ume as	1.1.12.1 1.1.12.1 1.4.3.1 EOVX and 1.2.4.1	DRAM Upper Byte Write Functions	
X XX	9400-2 9400-1 9400-3	2 G4 ADC slot 6 H6	a17		X DAC Output ADC Slot Select	
Y YY Z ZC	9400-2 9400-1 9400-3 9400-2 9400-7	ADC slot 6 H6 2 J3	c15	1.1.11.1 1.3.10.1		
+3 V -3 V +12 V	9400-1 9400-1 9400-1 9400-1	16 E:	10 out 10 out	1.1.37.1	Analog Power Analog Power	
-12 V +12 V -12 V	9400-1 9400-4 9400-4	6 I	7 4	1.4.19.1 1.4.19.1	Analog Power	

# 1.21 Bus Finder

This section lists the buses of the 9400 DSO and their sources and destinations to board level and page number of schematic.

A	1-23 19-21 1-17 16-18	9400-1 9400-1 9400-1	1 1 1	fered) of the 6800 CPU Address space bank decoder EPROMS Peripheral decoder
	1–23 1–23	9400-1 9400-1		68000 CPU Adress buffer
ANI	38-46	Analog bus - ar and front panel		
	38-46	9400-1	9	Front panel logic
	38-40	9400-1	L1	
	42	9400-1	L3	Trigger signal
	44	9400-1	9	Temperature measurement Probe calibrator control
	46	9400-1 9400-1	LO	Probe calibrator control
	38-46	9400-5	1	
ВА	1-23	Address bus (bu	ıffe	ered) of the 68000 CPU
	1-23	9400-1	3	DMA slot
	1-16	9400-1		RAM address select
	1-3	9400-1	6	RS232 interfaces
	1-11	9400-1	7	
	1-5	9400-1	9	
	1-3	9400-3	6	
	4-15	9400-3	7	
	1-2	9400-4		TDC board
	1-3 5-6		1	
	1-3 5-6		1	GPIB board
	9 18	9401-2	2	
	2-17	9401-2	3	
BD	0-15		(bu	ffered) of the 68000 CPU
	0-15	9400-1	2	Data buffer
	0-15	9400-1	2	
	0-15	9400-1	3	
	0-15	9400-1	3	
	0-15	9400-1	3	TDC slot
	0-1	9400-1	4	
	0-15	9400-1	5	DRAM
	8-15	9400-1	6	RS232 interfaces
	0-7	9400-1	7	Backup RAM
	1 22-23	9400-1	7	
	0-15	9400-1	8	Min/max/mult

```
9400-1
      0 - 11
                                    Front panel logic - see FD/V
      0 - 15
                      9400-1
                                    Timer
                                    ADC boards a20-27 + c20-27
      0 - 15
                      9400-3
                                 6
      0 - 15
                      9400-4
                                 1
                                    TDC board
                                 1
                                    GPIB board
      0 - 15
                      9400-6
      0 - 15
                      9401-2
                                 1
                                    GPIB board
      0 - 15
                      9401-2
                                 3
                                    Extra RAM
                      Address space banks
BK
      0-7
                      9400-1
                                    Bank decoder
      0
                      9400-1
                                 1
                                    EPROMs
      0
                      9400 - 1
                                    Data bus buffer
      1
                                    Spare
                                    Spare
      2
      3
                      9400-1
                                    Peripheral decoder
                      9400-1
                                    DRAM controller
                                    Data bus buffer
                      9400-1
      5
                                    Spare
      6
                                 3
                      9400-1
                                    ADC slots
      6
                      9400 - 3
                                    ADC boards
                                 6
      7
                      9400 - 1
                                 3
                                    DMA slot
                      9401-2
                                    Extra RAM
BKPR
                      Banks and peripherals BK + PR - see under
                      BK and PR for details
                      9400-1
                                 1 Bank and peripheral decoders
                      BACK BATT CK HALT RESET SYDIS TCL T2-15
BS
                      9400 - 1
                                    RAM controller
                      9400-1
                                 7
                                    Backup RAM
                      9400-1
                                    Min/max/mult timing
                      9400-1
                                    Front panel logic
                      BAS BLDS BUDS BRW BWR
BT
                      9400 - 1
                                 2 Buffered memory controls
                      9400 - 1
                                    Clock generator
                      9400-1
                                    Display controller
                      9400-1
                                 9
                                    Front panel logic
                      9400 - 3
                                    ADC boards
                      9400 - 4
                                    TDC board
                      9401 - 2
                                 2
                                    Extra RAM
                      9401 - 2
                                 3
                                    Extra RAM
C
     11 - 28
                      Frontend Attenuation and couplings
     11-13
                                12
                                    Q1 - 3
                                            Couplings
                      9400-1
     11 - 13
                      9400 - 1
                                14
                                    Relays Couplings
                                12
                                    F4
                                            Attenuation
     16 - 18
                      9400 - 1
                                    C4
                                            Attenuation
     16 - 18
                      9400 - 1
                                14
                                12
      21 - 23
                      9400 - 1
                                     Q33-35 Couplings
      21-23
                      9400 - 1
                                15
                                    Relays Couplings
      26 - 28
                      9400-1
                                12
                                     F12
                                            Attenuation
      26-28
                      9400 - 1
                                15
                                     A4
                                            Attenuation
```

CA	1–3	Address bus for analog frontend control 9400-1 5 Calibration register 9400-1 11 Analog frontend control
CAL		ACAL GNDCAL CA CALEN CD 9400-1 5 Calibration register 9400-1 6 Calibration DAC
CD	0-12 0-12 0-11	Digital data for calibration system 9400-1 5 Calibration register 9400-1 6 Calibration DAC
CS	11-28 11-18 11-18 21-28 0	Frontend controls 9400-1 12 Digital frontend controller 9400-1 14 Frontend hybrids control 9400-1 15 9400-1 9 Front panel serial data line
D	0-15 0-15 0-15 0-15	Data bus (unbuffered) of the 68000 CPU 9400-1 1 EPROMS 9400-1 2 68000 CPU 9400-1 2 Data buffer
DA	1-14 1-14 1-14	Address bus for display controller 9400-1 4 Display controller 9400-1 5 RAM address select
FA	1-5 1-5 1-5	Front panel address 9400-1 9 Front panel address 9400-5 1 Front panel board
FC	0-1 0-1 0-1	9400-1 1 Bank decoder control 9400-1 2 Bank decoder control
FD	0-11 0-11 0-11	Front panel data 9400-1 9 Front panel logic 9400-5 2 Front panel board
INT	1-7 1 2 3 4 5 6 6 7	Interrupt lines  9400-1 1 Interrupt decoder  9400-1 9 Front panel logic  9400-1 3 DMA slot  9400-1 6 RS232 interface port 1  9400-1 3 TDC slot  9400-4 1 TDC board  9400-1 3 GPIB slot  9400-6 1 GPIB board  9401-2 1 GPIB board  9400-1 3 Test slot
IPL	0-2 0-2 0-2	Encoded interrupt bus 9400-1 1 Int lines from int decoder 9400-1 2 Int lines to 68000

LA	0-7 0-7	Address bus in RAM address select 9400-1 5 RAM address select		
LD	0-15 0-15	Data bus for min/max/mult circuit 9400-1 8 Min/max/mult circuit		
MA	0-7	DRAM multiplexed address bus		
	0-7	9400-1 5 RAM address select		
	0-7	9400-1 5 DRAM address pins		
MD	0-15	Data bus for min/max/mult		
	0–15	9400-1 8 Min/max/mult		
PR	0-7	eripherals addressing		
		9400-1 1 Peripheral decoder		
	1	9400-1 3 RDC slot		
	1	9400-4 1 TDC board		
	2	9400-1 9 Front panel logic		
	3	9400-1 6 RS232 interfaces		
	4	9400-1 7 Min/max/mult timing		
	5	9400-1 7 Backup RAM		
	6	9400-1 4 Display controller		
1	7	9400-1 9 Timer		
RR	0-15	Data read bus		
	0-15	9400-1 2 Bus buffer		
	0-12	9400-1 5 Calibration register		
	0-15	9400-1 5 DRAM		
	0-15	9400-1 4 Display slot		
	0-15	9400-2 1 Display board		
S	0-7	RS232 data		
	0-7	9400-1 6 RS232 select/buffer		
	0-7	9400-1 6 RS232 port 1		
	0-7	9400-1 6 RS232 port 2		
T	2-15	9400-1 4 Clock generator		
	12-14	9400-1 5 Calibration register		
	14	9400-1 10 Probe calibrator		
	14	9400-1 9 Timer		
TA	5–15	Address bus from 9400-4 to 9400-3 boards		
	5-15	9400-1 3 ADC and TDC slots		
	5-15	9400-3 7 ADC boards		
	5–15	9400-4 5 TDC board		
V	0-15	Data for front panel and calibration		
	4-11	9400-1 9 ADC for front panel/frontend		
	0-11	9400-1 9 Data bus for FD to front panel		
		<u>.</u>		

## 1.23.1 Introduction

This section is a simple description of the GPIB interface as an aid to understanding the interface in the 9400 DSO: it is not intended as a complete specification of the system.

The GPIB system is designed for the interaction of a number of interacting devices, which may transmit or receive information as required. The system includes data lines over which the actual data are sent, bus management lines for control, and handshake lines to ensure correct acceptance of data at the right destination. The main features of the bus are summarized below:

Maximum number of devices Maximum bus length	15 20 2	meters or meters per device, whichever is less
Connection		star or chain

Note that more than half of any connected devices must be powered up, even if they will not be used.

Data lines	8	DIO I to 8	
Handshake lines	DAV NRFD NDAC	Data available Not ready for data Not data accepted	
Bus management lines	EOI IFC SRQ ATN REN	End or identity Interface clear Service request Attention Remote enable	
Active level Inactive level	+0.4 V +3.3 V		

Note that all signal lines are active low, and that they are wire ORed to allow participation by all devices.

In addition, there are 8 ground lines, making a total of 24 lines. A diagram of the connector will be found in Section 4, Connectors and Cables.

#### 1.23.2 Functions in the GPIB

In order to allow satisfactory interconnection of several devices the following functions must be provided -

- Enabling any device to transmit data
- Preventing any device from transmitting data
- Enabling any device to receive data
  - Preventing any device from receiving data
  - Transmitting data to a specific device
  - Ensuring that only one device is transmitting
  - Ensuring that transmitting takes place only when reception is possible
  - Enabling any device to request servicing
  - Identify type of data to be sent

Any device can be activated into the "talk" or "listen" state, and can be de-activated by the commands "untalk" and "unlisten". Also a device can be a "controller".

Maximum	number	of	current	talkers	1
Maximum	number	of	current	listeners	14
Maximum	number	of	current	controllers	1

#### Function of bus lines:

- DAV Data AVailable; talker says the data on the line are valid.
- NRFD Not Ready For Data; listener says it is not ready for more data. All listeners must release the NRFD line, i.e., let it go high, before talker can send.
- NDAC Not Data Accepted; listener says it has not yet accepted the data. Talker must hold all data lines steady until all listeners have released this line, i.e., it goes high.

Clearly, the NRFD and NDAC are easy to implement by a wired OR system, so that any one device asserting the signal prevents progress to the next step. Progress is made at the speed of the slowest listener. A simple timing diagram is given in  $\langle 1.1.23.1 \rangle$ , and another way of presenting the system is given in  $\langle 1.1.23.2 \rangle$ .

The bus management lines function as follows:


- EOI End Or Identify; talker sends this with last byte of a block transfer to indicate last byte. Also used with ATN to parallel poll devices for their Status Bit.
- IFC InterFace Clear; places the GPIB system into a quiescent state.
- SRO Service ReQuest; any device can send it to the controller to indicate need for attention, and to request interruption of current operations.
- ATN ATteNtion; controller sends this to specify whether DIO lines are to be used for interface messages, e.g., addressing, or for data.
- REN Remote Enable; selects a device as being under local or remote control

Addressing of the devices on the GPIB bus is made by a switch which can select values from 0 to 30.

For more detailed information on the GPIB bus consult a specialized GPIB-IEEE488 document.

The principles of GPIB are quite simple - the system must wait for all users, and lines are wire ORed so that all can pull the lines down.

The handshake sequence is illustrated in two ways. In  $\langle 1.1.23.1 \rangle$  the signal waveforms are sketched, while  $\langle 1.1.23.2 \rangle$  is a flowchart.




# DATA BYTE TRANSFER IN GPIB IEEE-488

Figure 1.1.23.1

The handshake timing sequence proceeds as follows:

Preliminary	The source checks for presence of listeners and places the next data byte on the data lines DIO1-8.
t-1	Acceptors one by one become ready for byte. Last one allows NRFD to go high.
t0	Sources pulls down DAV to validate data.
t1	The first listener to accept the data pulls down NRFD to show it is no longer ready for a new byte.
t2	The listeners one by one accept the data, and the last one lets NDAC go high.
t3	The source sets DAV high to show this byte is no longer valid.
t4	The listeners one by one accept this, the first one pulling NDAC low for the next cycle.
t5	As for t-1.



HANDSHAKE TIMING SEQUENCE IN GPIB IEEE-488

# CHAPTER 2

# TEST, ADJUSTMENT, CALIBRATION, FAULT FINDING and REPAIR

# Table of Contents

2.0	Introduction
2.1	Basic Performance Test Procedure
2.2 2.2.1 2.2.2 2.2.3	Symptoms and Diagnosis No Image on Screen Abnormal Image on Screen Abnormal Control Response
2.3 2.3.2 2.3.7 2.3.9	Fault Finding on Individual Boards 9400-2 9400-7 9400-9 and Power Supplies
2.4	Adjustment Procedures for the 9400
2.4.4	9400-1 9400-2 9400-3 9400-4 9400-5 9400-9

## Note:

In this chapter, screen "division" refers to the squares or boxes, i.e. five small divisions.

## 2.0 Introduction

This chapter is intended primarily for those who may have to test, modify, upgrade or repair a 9400 in the field, i.e. without the specialized test gear which is available at the large LeCroy offices. It will be assumed that the reader only has the normal electronic workshop facilities, but he should have the use of the following:

- Tektronix 485 analog scope or other fast scope
- Good FET probe for the above
- Function generator
- EHT dummy load or safe receptacle for an EHT cable

Because of the complex nature of the 9400 the provision of an exhaustive diagnostic system is not feasible: what is provided here is an attempt to give enough guidance to locate a fault to the correct board, and perhaps to pin-point the fault in easy cases. The arrangement of the boards within the 9400 <5.0.2> means that access to parts of the 9400-2 and 9400-3 boards is impossible, as is access to any part of the 9400-4. The two 9400-3 boards can, of course, be interchanged for test purposes, but should generally be replaced afterwards.

To make best use of this chapter, reference to the appropriate section of Chapter 1, the functional description, may be needed.

The usefulness of this chapter could be increased as more 9400s are delivered, if anyone who has useful ideas will send them to LeCroy SA or LeCroy Corporation for forwarding. Although in principle the standard repair report is a source of data on faults, it does not normally carry many details of procedures.

#### BASIC PERFORMANCE TEST PROCEDURE

### 2.1 Introduction

This chapter describes 9400 tests which require the use of LeCroy software. The 9400 software includes a small number of test routines which can be controlled from the front panel - these are described in Section 2. Because the system is easy to use, only a few of the operations are described in detail in this section.

#### Note

The following sections apply only to versions V2.0 and higher. If your Model 9400 has an earlier software version (check on the upper right-hand corner of the "Memory STATUS" display page), please ask your LeCroy contact for an update of your oscilloscope's software.

For further information on the comprehensive software package CALSOFT (order code CSO1, CSO2) for 9400 adjustment and calibration, refer to the CALSOFT operator's manual.

#### 2.1.1 Turn-on

- 1. Check that the correct line voltage is set on the rear-panel power connector.
- 2. Check the following:
  - a) that the display comes on after about 10 sec.
  - b) that the display is stable (if traces are displayed, turn them all off).
  - c) that the range of INTENSITY and GRID INTENSITY is reasonable.
- 3. Wait about 10 minutes for the 9400 to reach a stable temperature.

## 2.1.2 Test for Low Frequency Noise on the Input

This test verifies that the front-end components, ADC and power supplies operate correctly. Low frequency noise may be observed if any of the power supplies oscillate.

- 1. Turn on the Channel 1 and 2 traces, turn the others off.
- 2. Set the 9400 so that a single grid is displayed on the screen.
- 3. Set the controls of the 9400 as follows:
  - a) Input coupling: 1 M $\Omega$ , DC (Channels 1 and 2)
  - b) Fixed gain: 5 mV/div (Channels 1 and 2)
  - c) Variable gain: 1 (Channels 1 and 2)
  - d) Trigger Slope: pos. or neg.
    Source: LINE
    Coupling: DC
    Mode: NORM

Mode: NORM Delay: zero

- 4. Setting the time base to 10, 5, 2, 1, and 0.5 msec/div in turn, check:
  - a) that the displayed waveforms are constant bands less than 2/5 of a vertical division wide.
  - b) that there is no discernible periodic structure.
- 5. Using the offset control, move the Channel 1 and Channel 2 traces slowly through the entire range and check that there is no change in the displayed trace. This is best seen by displaying only one trace at a time.

#### Solution to Problems

If there is a low frequency structure of the order of 1 kHz, check the following:

a) Is the lower RF-shield of the front-end correctly installed? In some of the older versions, the screw head which holds the right-hand front foot of the lower 9400 cover may push the RF-shield towards the 9400-1 main board, creating shorts circuits. Verify that the absence of the lower 9400 cover has no effect on the noise problem.

b) Have any of the 4 supply voltages oscillations of more than 50 mV (peak-to-peak) amplitude in the frequency range of 50 Hz to 200 kHz (check for time-base settings 10 msec/div through 10 µsec/div). If this is the case, the power supply must be repaired. Note that power supply oscillations may occur particularly at high temperatures (use a heat gun to verify a repair).

## 2.1.3 Offset

- 1. Set up the 9400 as follows:
  - a) Channel 1: on (turn off all the others)
  - b) Volts/div: 5 mV/div
  - c) Time base: 10 msec/div
  - d) Trigger Mode: Norm
    - Source: line
    - Slope: Pos. or neg.
    - Input set to GND
- 2. Switch the bandwidth limit on and then off again to calibrate both channels.
- 3. Center the trace in the middle of the screen.
- 4. Switching between a) 1 M $\Omega$ : DC and GND,
  - b) 50 Ω: DC and GND,
  - c) 50  $\Omega$ : AC input and GND,

check that the trace does not vary more than 1 minor division, approximately 1 mV.

- 5. Repeat steps 1 through 4 with Channel 2 on and Channel 1 off.
- 6. If any channel fails the offset test, measure the input impedance in the 1 M $\Omega$  and 50.5  $\Omega$  DC modes with an ohmmeter. The readings should be within 1%.

#### 2.1.4 Front-end Check

- 1. Set up the 9400 as follows:
  - a) Channel 1 on, (all other traces off)
  - b) Trigger Source: Ch 1,
    - Coupling: DC coupling
    - Mode: norm
    - Delay: 0
    - trigger level: 0.00 div.
    - Slope: negative or positive

- c) Channel 1: Volts/div: 1 V/div, Time base: 0.1  $\mu$ sec/div. Signal coupling: 50  $\Omega$
- 2. Connect a 6 V p-p 1 MHz square wave from a function generator (50  $\Omega$  output) to CH 1.
- 3. Set the interleaved sampling mode on.
- 4. Check the following:
  - On the rising and falling edges there should not be a large (e.g. + 20%) overshoot.
- 5. Repeat step 4 using a 600 mV p-p signal with Channel 1 Volts/div set to 0.1 V/div.
- 6. Repeat step 4 using a 60 mV p-p signal with Channel 1 Volts/div set to 10 mV/div.
- 7. Repeat steps 1 through 6 for CH 2 (trigger source CH 2).
- 8. When both channels have been checked at 50  $\,\Omega$ , use an in-line 50  $\,\Omega$  terminator and set the 9400 to 1 M $\Omega$  input, DC coupling. Repeat steps 1 to 7 for both channels using these new settings.

# 2.1.5 Preparation for Internal Tests

The 9400 is capable of executing a number of autonomous tests, the results of which are stored in reference memory C, and normally accessed through the (expanded) display controls. Whenever the test menu is entered (see Section 7), the entire Memory C buffer is cleared and the 9400 is set to display the expansion of Memory C under trace "EXPAND A". When each individual test is performed, the 9400 automatically expands the display and centers it on the newly acquired histogram. You may nevertheless use the manual controls of "EXPAND A" to further modify the display, if required.

# 2.1.6 Entering the Internal Test Menu

- 1. Ensure that the 9400 is in the "root" menu, i.e. only "Main Menu" should appear to the left of the grid. Otherwise push the "Return" button until this is the case.
- 2. While keeping the lowest menu button (the one above SCREEN DUMP) pressed, push the top button, "Main Menu". The "Test Modes" menu should appear.

3. To make sure that the 9400 triggers, set the trigger controls as follows:

Trigger source: LINE Trigger mode: NORM

This ensures that the front-end is recalibrated whenever the input conditions are modified during the following test procedures.

### 2.1.7 Internal TDC Calibration


The 9400 calibrates the 10 psec time interpolator on the 100 MHz time base when the time base is modified. If this calibration fails (i.e. one of the peaks described below is missing), this may give rise to "jumps" in the display of INTERLEAVED waveforms at intervals of 10 nsec.

- 1. Push the fourth soft key "TDC-Cal, int. trig.". Within less than a second, the distribution displayed in the upper screen picture in Figure 1 should appear.
- 2. Check that the distribution contains 2 peaks, each at least 2 vertical divisions high.
- 3. Use the Position knob to center the left-hand peak on the display.
- 4. Turn the Time Magnifier knob clockwise to expand to 5 μsec/div.
- 5. Check that the width of the distribution is more than 1 horizontal division.
- 6. Repeat steps 3, 4 and 5 for the right-hand peak.

#### Solution to Problems

If either peak is missing or is too narrow, adjust the timing capacitor (TEST DLY ADJ) on the 9400-4 time-base card as follows:

- 1. Remove the top cover.
- 2. Locate the capacitor which is about 2 inches below the rear edge of the 9400-8 timing bus card.
- 3. Turn the capacitor 1/8 of a turn either way and check its effect by redoing the measurement, i.e. by pushing "TDC-Cal, int. trig."




INITIAL AND EXPANDED TDC TEST WAVEFORM

Figure 1

#### 2.1.8 Gain Curves

This test allows the user to check whether the dynamic range of the programmable input amplifiers is sufficient. If it is not, the 9400 cannot calibrate itself correctly, and the ground line jumps when the bandwidth limit is switch on and off.

- 1. Set the bandwidth limit OFF.
- 2. Set the Channels 1 and 2 VOLTS/DIV controls to 5 mV/div.
- 3. Push the soft key "Chan 1 and 2 Gain Curves". The gain curves should appear within 5 seconds.
- 4. Check that the 2 gain curves (shown in Figure 2):
  - a) are at least 1/4 division above the gain = 1 line on the left flat-top.
  - b) decrease to at least 1/4 division below the gain = 0.4 line.
- 5. Repeat the test described above in steps 3 and 4 with the following settings of the 9400:
  - a) Ch. 1 and 2: 5 mV/div; bandwidth limit ON.
  - b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF.
  - c) Ch. 1 and 2: 20 mV/div; bandwidth limit ON and OFF
  - d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF



GAIN CURVES

Figure 2

#### 2.1.9 Gain vs. Time

This test permits the user to verify that the 9400 reliably measures the gain of the front-end amplifiers. It may not do so if there is noise present which influences the gain measurement. In this case, the calibration of the front-end may not work.

Note: this test is performed with the calibrated gain set to 1.00. The vertical scale is changed to 1 percent per division for easier observation. The absolute position of the measured gain is a measure of the precision of the gain calibration.


- 1. Set the Bandwidth Limit OFF.
- 2. Set the VOLTS/DIV control of Channels 1 and 2 to 5 mV/div.
- 3. Press the soft key "Gain vs. Time, 1 + 2". The new distributions should appear within 15 seconds.
- 4. Check the two curves (which should resemble those shown in Figure 3) as follows:
  The deviation from the center (1.0 gain) line should be within the following limits.

1% DSO	2% DS0
± 1.5%	± 2%
± 0.8%	± 1.5%
	± 1.5%

- 5. Repeat the test described above in steps 3 and 4 with the following settings of the 9400:
  - a) Ch. 1 and 2: 5 mV/div; bandwidth limit ON.
  - b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF.
  - c) Ch. 1 and 2: 20 mV/div; bandwidth limit ON and OFF.
  - d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF.

#### Solution to Problems

If the width of the band is too large, check for low-frequency noise, (see Section 3).



GAIN VS. TIME CURVES

Figure 3

### 2.1.10 <Offset> vs. Gain-DAC


This test permits the user to check if the offset of the second front-end amplifier has been correctly adjusted.

- 1. Set the Bandwidth Limit OFF.
- 2. Set the VOLTS/DIV control of Channels 1 and 2 to 5 mV/div.
- 3. Press the menu button "<Offset> vs. Dac-gain". The new curves should appear within 20 seconds.
- 4. Check the two offset curves (as shown in Figure 4)
  - a) the curves should be rather horizontal, i.e. the difference between the left edge and the right edge should be less than 1 vertical division.
  - b) the vertical position of the curve should lie in the 4 major central divisions.
- 5. Repeat the test described above in steps 3 and 4 with the following settings of the 9400:
  - a) Ch. 1 and 2: 5 mV/div; bandwidth limit ON.
  - b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF.
  - c) Ch. 1 and 2: 20 mV/div; bandwidth limit ON and OFF.
  - d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF.

NOTE: Since the adjustment of the output offset of the HVV200 is common to bandwidth limit ON and OFF, check that the deviations from a horizontal curve are as symmetrical as possible, i.e. by equal amounts above and below the center.

#### Solution to Problems

If an offset curve is not horizontal enough, the offset of the second amplifier (within the HVV200) must be readjusted. This requires a repetition of the calibration of the output offset of the corresponding HVV200.



OFFSET VS. GAIN DAC

Figure 4

## 2.1.11 Integral Non-Linearity

This test allows the user to check the DC integral non-linearity and the offset-calibration of the front-end amplifiers.

- 1. Set the Bandwidth Limit OFF.
- 2. Set the VOLTS/DIV control of channels 1 and 2 to 5 mV/div.
- 3. Press the soft key "Integral N-Linearity". The new curves should appear within about 10 seconds.
- 4. Check the integral non-linearity curves. (Figure 5 shows an example where the results for channel 1 are not satisfactory.)


The curves must be within the following deviation from the center (0%) line. (1 division = 1%)

0 (leftmost)	1	2	3	4 (rightmost)
			The state of the s	
2.5%	2%	2%	2%	2.5%
2%	2%	1.5%	2%	2%
	2.5%	2.5% 2%	(leftmost) 2.5% 2% 2%	(leftmost) 2.5% 2% 2% 2%

- 5. Repeat the test described above in steps 3 and 4 with the following settings of the 9400:
  - a) Ch. 1 and 2: 5 mV/div; bandwidth limit ON.
  - b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF.
  - c) Ch. 1 and 2: 20 mV/div; bandwidth limit ON and OFF.
  - d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF.

## Solution to Problems

If any of the curves is outside the limits, the HVV200 of the corresponding channel has an integral non-linearity out of specification and should be exchanged. However, a bad offset calibration may give rise to deviations outside this tolerance. This would show up as a systematic vertical offset of the outermost curves (of the 5 sub-curves) with respect to the other curves.



### INTEGRAL NON-LINEARITY CURVES

Figure 5

## 2.1.12 Bandwidth Test at 50 Q Input Impedance

The purpose of this test is ensure that the entire 9400 system has a bandwidth within specification at 50  $\Omega$  input impedance.

- 1. Set up a Tektronix SG 503 Leveled Sine Wave Generator or equivalent instrument as follows:
  - a) Frequency: approximately 0.5 MHz
  - b) Amplitude Multiplier: x 1
  - c) Output Amplitude 5.0
- 2. Connect the output of the SG 503 to the Channel 1 input of 9400
- 3. Set the 9400 as follows:
  - a) Channel 1 trace: On (turn off all other traces)
  - b) Trigger: Slope: pos. or neg.

Source: CHAN 1 Coupling: DC Mode: NORM Delay: ZERO Level: 0.00 div

c) Channel 1 input: Signal coupling: 50  $\Omega$ 

Gain: 1 V/div Var. Gain: 1 Offset: about 0

- d) Time base: 0.5 µsec/div
- e) Interleaved sampling: ON
- f) Bandwidth Limit: OFF
- 4. Adjust the SG 503 Output Amplitude and Channel 1 offset to get a 5 division peak-to-peak sine wave.
- 5. Increase the SG 503 frequency while decreasing the Time/div until the sine wave peak-to-peak amplitude is  $0.7 \times 5$  divisions = 3.5 divisions (3 dB point).

6. Read the frequency of the SG 503. The bandwidth specification for the 3 dB point is as follows:

	9400 [MHz]	9400A [MHz]
5 mV/div	125	150
1 V/div	140	225
0ther	140	175

- 7. Connecting the output of the SG 503 to Channel 1 or 2 as required, repeat steps 4 to 6 for the following settings of the 9400.
  - a) Channel 2, 1 V/div
  - b) Channel 1 and 2, 0.5 V/div
  - c) Channel 1 and 2, 0.2 V/div
  - d) Channel 1 and 2, 0.1 V/div
  - e) Channel 1 and 2, 50 mV/div
  - f) Channel 1 and 2, 20 mV/div
  - g) Channel 1 and 2, 10 mV/div
  - h) Channel 1 and 2, 5 mV/div
- 8. Repeat steps 1 to 7 with the bandwidth limiter ON. The 3 dB point should now be at 30 MHz  $\pm$  20%.

## 2.1.13 Bandwidth Test at 1 MQ Input Impedance

The purpose of this test is to ensure that the entire 9400 system has a bandwidth within specification at 1 M $\Omega$  input impedance.

- 1. Set up a Tektronix SG 503 Leveled Sine Wave Generator or equivalent instrument as follows:
  - a) Frequency: approximately 0.5 MHz
  - b) Amplitude Multiplier: × 1
  - c) Output Amplitude 5.0
- 2. Connect the output of the SG 503 to the Channel 1 input of the 9400 through a 50  $\Omega$  feed-through terminator.

#### 3. Set the 9400 as follows:

a) Channel 1 trace: On (turn off all other traces)

b) Trigger: Slope: pos. or neg.

Source: CHAN 1 Coupling: DC Mode: NORM Delay: ZERO Level: 0.00 div

c) Channel 1 input: Signal coupling: 1 M $\Omega$ 

Gain: 1 V/div
Var. Gain: 1
Offset: about 0

d) Time base: 0.5 µsec/div

e) Interleaved sampling: ON

f) Bandwidth Limit: OFF

- 4. Adjust the SG 503 Output Amplitude and Channel 1 offset to get a 5 division peak-to-peak sine wave.
- 5. Increase the SG 503 frequency while decreasing the Time/div until the sine wave peak-to-peak amplitude is  $0.7 \times 5$  divisions = 3.5 divisions (3 dB point).
- 6. Read the frequency of the SG 503. The bandwidth specification for the 3 dB point is as follows:

	9400 [MHz]	9400A [MHz]
≥ 1 mV/div	80	80
0ther	85	90

- 7. Connecting the output of the SG 503 to Channel 1 or 2 as required, repeat steps 4 to 6 for the following settings of the 9400.
  - a) Channel 2, 1 V/div
  - b) Channel 1 and 2, 0.5 V/div
  - c) Channel 1 and 2, 0.2 V/div
  - d) Channel 1 and 2, 0.1 V/div
  - e) Channel 1 and 2, 50 mV/div
  - f) Channel 1 and 2, 20 mV/div
  - g) Channel 1 and 2, 10 mV/div
  - h) Channel 1 and 2, 5 mV/div
- 8. Repeat steps 1 to 7 with the bandwidth limiter ON. The 3 dB point should now be at 30 MHz  $\pm$  20%.

## 2.1.14 Trigger Level Test for DC and HF REJ

1. Set up any sine wave generator capable of generating sine waves up to 100 Hz frequency, e.g. an Intron IFG-422 or TFG-8101, as follows:

Frequency: approximately 100 Hz

- 2. Connect the output of the generator to the EXTERNAL input of the 9400 and to the Channel 1 input, using a coaxial T-connector (no 50  $\Omega$  feed-through terminator). The cable length between EXTERNAL and CHAN 1 should be chosen so that the propagation delay is not greater than 2 nsec.
- 3. Set the controls of the 9400 as follows:
  - a) Full Grid
  - b) Turn off all traces, except Channel 1
  - c) Time base: 1 msec/div
  - d) Channel 1 input: Signal coupling: 1 MΩ, DC Gain: 0.5 V/div

Var. Gain: 1
Offset: 0

e) Trigger: Source: CHAN 1

Mode: NORM

Delay: 50% Pre-trigger (center of screen)

Level: 0.00 div

- 4. Adjust the output amplitude of the sine wave generator to get an 8 division peak-to-peak sine wave, (corresponding to a 2 V amplitude). It is important that the offset of the input be set to zero (use the Panel STATUS menu to verify). Use the offset adjustment of the sine wave generator to center the signal in relation to the screen. Later, the test on the external trigger level requires that the signal should have an absolute range of  $\pm$  2 V.
- 5. Check the sine wave. It should pass through the horizontal center (50% pre-trigger line) of the screen at the vertical position zero (vertical center) within  $\pm$  0.6 division.
- 6. Adjust the 9400 settings as listed first in (a) and then in (b) below. For each, check the resulting sine wave:

It must pass through the horizontal center (50% pre-trigger line) of the screen at the vertical position + 3 div (i.e. the second line from the top) within  $\pm$  0.6 division.

- a) Trigger Coupling: DC Trigger Slope: POS and NEG (verify slope at check point) Trigger Level: + 3.00 div
- b) Trigger Coupling: HF REJ Trigger Slope: POS and NEG (verify slope at check point) Trigger Level: + 3.00 div
- 7. Adjust the 9400 settings as listed first in (a) and then in (b) below. For each check the resulting sine wave.

It must pass through the horizontal center (50% pre-trigger line) of the screen at the vertical position -3 div (i.e. the second line from the bottom) within  $\pm$  0.6 div.

- a) Trigger Coupling: DC Trigger Slope: POS and NEG (verify slope at check point) Trigger Level: - 3.00 div
- b) Trigger Coupling: HF REJ
   Trigger Slope: POS and NEG (verify slope at check point)
   Trigger Level: 3.00 div
- 8. Disconnect the input from Channel 1 and connect it to input of Channel 2.
- 9. Turn off all traces, except Channel 2.
- 10. Set Input Channel 2: Coupling: 1 MΩ, DC
  Gain: 0.5 V/div
  Var. Gain: 1
  Offset: 0

- 11. Set Trigger Source to CHAN 2.
- 12. Repeat steps 4 through 7 for channel 2.
- 13. Leave the input connected to Channel 2 and leave Channel 2 on.
- 14. Set Trigger Source to EXT.
- 15. With the trigger level set first to  $\pm$  1.5 V and then  $\pm$  1.5 V, repeat steps 4 through 7 for the EXTERNAL trigger. Observe the effect on channel 2. Tolerance for the checkpoints:  $\pm$  0.8 div.

# 2.1.15 Trigger Level Test for AC and LF REJ

1. Set any sine wave generator capable of generating sine waves up to 2 MHz frequency, e.g. an Intron IFG-422 or TFG-8101 or Tektronix SG 503 LEVELED SINE WAVE GENERATOR, as follows:

Frequency: approximately 2 MHz

- 2. Connect the output of the generator to the EXTERNAL input of the 9400 and to the Channel 1 input, using a coaxial T-connector. The cable length between EXTERNAL and CHAN 1 should be chosen so that the propagation delay is not greater than 2 nsec. If a Tektronix SG 503 is used, terminate at the Channel 1 input with a 50  $\Omega$  feed-through terminator.
- 3. Set the controls of the 9400 as follows:
  - a) Turn off all traces except Channel 1.
  - b) Time/div: 0.2 µsec/div.
  - c) Interleaved sampling: OFF.
  - d) Channel 1 input: Signal coupling: 1 MΩ, DC

Gain: 0.5 V/div

Var. Gain: 1 Offset: 0

e) Trigger: Source: CHAN 1

Mode: NORM

Delay: 50 % Pre-trigger (center of screen)

Level: 0.00 V.

- 4. Adjust the output amplitude of the sine wave generator to get about an 8 division peak-to-peak sine wave, i.e. corresponding to a 2 V amplitude. It is important that the offset of the input be set to zero (use the Panel STATUS menu to verify this). Use the offset adjustment of the sine wave generator to center the signal with respect to the screen. Later, the test on the external trigger level requires that the signal have an absolute range of  $\pm$  2 V.
- 5. Check the sine wave. It must pass through the horizontal center (50% pre-trigger line) of the screen at the vertical position zero (vertical center) within  $\pm$  0.6 division.
- 6. Adjust the 9400 settings as listed first in (a) and then in (b) below. For each, check the resulting sine wave:

It must pass through the horizontal center (50% pre-trigger line) of the screen at the vertical position + 3 div (i.e. the second line from the top) within  $\pm$  0.6 division.

- a) Trigger Coupling: AC Trigger Slope: POS and NEG (verify slope at check point) Trigger Level: + 3.00 div
- b) Trigger Coupling: LF REJ Trigger Slope: POS and NEG (verify slope at check point) Trigger Level: + 3.00 div
- 7. Adjust the 9400 settings as listed first in (a) and then in (b) below. For each check the resulting sine wave.

It must pass through the horizontal center (50% pre-trigger line) of the screen at the vertical position -3 div (i.e. the second line from the bottom) within  $\pm$  0.6 div.

- a) Trigger Coupling: AC
  Trigger Slope: POS and NEG (verify slope at check point)
  Trigger Level: 3.00 div
- b) Trigger Coupling: LF REJ Trigger Slope: POS and NEG (verify slope at check point) Trigger Level: - 3.00 div
- 8. Disconnect the input from Channel 1 and connect it to input of Channel 2.
- 9. Turn off all traces, except Channel 2.
- 10. Set Channel 2 input: Signal Coupling: 1 M $\Omega$ , DC Gain: 0.5 V/div Var. Gain: 1 Offset: 0

- 11. Set Trigger Source to CHAN 2.
- 12. Repeat steps 4 though 7 for channel 2.
- 13. Leave the input connected to Channel 2 and leave the trace of Channel 2 on.
- 14. Set Trigger Source to EXT.
- 15. With the trigger level set to + 1.5 V and 1.5 V, repeat steps 4 through 7 for the EXTERNAL trigger. Observe the effect on channel 2. Tolerance for the checkpoints:  $\pm$  0.8 div.

# 2.1.16 Bandwidth Test of the Trigger

This test checks the bandwidth of the trigger circuits.

- 1. Set up a Tektronix SG 503 LEVELED SINE WAVE GENERATOR as follows:
  - a) Frequency: 200 MHz
  - b) Amplitude Multiplier: X 1
  - c) Output Amplitude: 5.5 (i.e. max.).
- 2. Connect the output of the SG 503 to the EXTERNAL input of the 9400 and also to the Channel 1 input using a coaxial T-connector. The cable length between EXTERNAL and CHAN 1 should be chosen so that the propagation delay is not greater than 2 nsec.
- 3. Set the controls of the 9400 as follows:
  - a) Turn off all traces, except Channel 1.
  - b) Time base: 5 nsec/div.
  - c) Interleaved sampling: ON
  - d) Channel 1: Coupling: 50  $\Omega$ , DC Gain: 0.5 V/div

Gain: 0.5
Var. Gain: 1

Offset: 0

e) Trigger: Source: EXT

Mode: NORM

Delay: 50% Pre-trigger (center of screen)

Level: 0.00 V

Coupling: DC, LF Rej and AC sequentially

4. The 9400 must keep triggering in a stable way (i.e. a strongly attenuated 200 MHz sine wave must be visible on the display) for all 3 couplings while the trigger level is at  $\pm$  0.20 V.

# 2.1.17 Manual time-base calibration with WWV standard signal (1 MHz)

Any 1 MHz sine wave generator with an accuracy better than 1 ppm can be used (for example a Marconi 2019A).

1. Press the following sequence of menu buttons:

Main Menu Recall PANEL Default Menu Off.

- 2. Set the controls of the 9400 as follows:
  - a) Channel 1: Signal coupling: 50  $\Omega$  DC Gain: 1 V
  - b) Time base: 2 μsec/div
- 3. Select the main menu and press the button corresponding to the Panel Status Menu.
- 4. Adjust the Vertical Offset knob for channel 1 until 0.00 V is displayed.
- 5. Adjust the trigger settings as follows:

Delay: 0% Pre- (Touch ZERO)

Level: 00 Div

Coupling: DC

Source: CHAN 1

Slope: +

Mode: Normal

6. Ensure that the Panel Status Menu is as shown in Figure 6.

	ACQUISITION PA	RAMETERS		
	VERTICAL	Chan 1	Chan 2	
Modify # Segments	Fixed V/div Total V/div Offset Coupling	1 V 1.56 V .00 V DC 50 Ω	50 mV 50.0 mV 2.0 mV AC 1 MΩ	
Set Ch 1 Attenuator Set Ch 2 Attenuator	Source Cl- Slope	.0% Pre .00 div DC IAN 1 +	Time/div Time/pnt Points/div Interleaved Sampling BW-Limit # Segments for SEGNCE	2 µs 10 ns 200 OFF OFF
Return	Trigger Level h	os obsolute i	meaning with DC-Co	supling only
PLOTTING				


## PANEL STATUS DISPLAY

# Figure 6

- 7. Press the following sequence of buttons Return, Menu Off
- 8. Input the WWV signal to Channel 1.
- 9. Adjust the VERTICAL gain (Volt/div and VAR settings) to get a 6 division peak-to-peak signal.
- 10. Select the TRIGGER mode: SINGLE (HOLD).
- 11. Press DUAL GRID. A dual grid is displayed on the screen.
- 12. Press the following sequence of buttons:

Press EXPAND A
Press Display Control RESET
REDEFINE Channel 1 (channel 1 is now the source trace).

- 13. Adjust the TIME MAGNIFIER to 0.1 µsec/div;
- 14. Turn the DISPLAY CONTROL Horizontal POSITION knob to select the 3rd period on the trace.
- 15. Using the Vertical POSITION knob put the expanded track on the second grid as shown in Figure 7.




WWV SIGNAL; FIRST EXPANSION

Figure 7

16. Press the following sequence of buttons:

EXPAND B.
DISPLAY CONTROL SELECT.
REDEFINE Channel 1 (channel 1 is now the source trace).

- 17. Adjust the TIME MAGNIFIER to 0.1 µsec/div;
- 18. Turn the DISPLAY CONTROL Horizontal POSITION knob to select the 13th period.
- 19. Using the vertical and horizontal POSITION knobs, overlay the two expanded traces on the lower grid as shown in Figure 8.




## WWV SIGNAL; SECOND EXPANSION

# Figure 8

# Measurement of the time difference (frequency)

- 20. Press the TIME cursor button.
- 21. Place the REFERENCE cursor on the 3rd period (control the cursor position on the upper grid).

22. Put the DIFFERENCE cursor (CURSOR POSITIONS) on the 13th period (control the cursor position on the upper grid) and adjust alignment of the two cursors with DIFFERENCE cursor (control the cursor position on the lower grid) as shown in Figure 9.




WWV SIGNAL: POSITION OF THE CURSORS

Figure 9

23. Press the following sequence of buttons:

Main Menu Special Modes Mod. Common Expand (selects COMMON EXPANDED ON) Return Menu Off

24. Turn the TIME MAGNIFIER (DISPLAY CONTROL) to select the maximum expansion. Adjust the two cursors with the DIFFERENCE Cursor knob as shown in Figure 10.



WWV SIGNAL; MAXIMUM EXPANSION

Figure 10

25. The DIFFERENCE time reading must be in the interval 9.9996  $\mu sec$  to 10.0004  $\mu sec$  .

Reading accuracy  $\pm$  400 psec ( $\pm$  1 dot) on time reading.

## 2.2 Symptoms and Diagnosis

In this section some attempt is made to suggest possible problems which be the cause of observed symptoms in a defective 9400.

## 2.2.1 No Image on Screen

IF the fan is still AND rear panel LEDs are off

THEN check main power fuse on back panel, power plug, etc.,

ELSE IF the fan runs AND rear panel LEDs are off

THEN check low voltage supplies and their connections check for ripple > 500 mV on any one of the low voltage DC power supplies

ELSE IF rear LEDs are on AND front-panel LEDs are off

THEN check power supplies to, and operation of, 9400-1 main board

ELSE IF front-panel LEDs are on

THEN check heater glow at rear of CRT check 9400-7 correctly fitted at CRT base check all cables 9400-2 and 9400-7 (4)

check fuses 9400-2
check that the thermo-switch is open on 9400-2
check RESET line high
check signals on 9400-2 bus
check amplifier inputs on 9400-2
check EHT generator on 9400-2
check sync signal from back panel
at J17 pin 13 9400-1

Check fuses 9400-2
check fuses 9400-2
check sync signal from back panel
at J17 pin 13 9400-1

C1.2.5.1>

The fault is probably on the 9400-2 (1.2) or 9400-1 (1.1.16), but may be caused by no response from a peripheral of the 68000 - note that all boards are peripherals - which can be checked by looking at the re-boot circuit  $\langle 1.1.2.1 \rangle$ .

# 2.2.2 Abnormal Image on Screen

IF	the display is slightly out of focus,	but otherwise normal
THEN OR	adjust focus control on 9400-7 check function of 9400-7 check HT supplies from 9400-2	(2.4.7) (1.7) (1.2.11)
ELSE	IF display dim but otherwise normal	
THEN	adjust brightness on 9400-7 check function of 9400-7 check HT supplies from 9400-2 check luminance signal from 9400-2 check potentiometers check potentiometer controls	(2.4.7) (1.7) (1.2.11) (1.2.4) (1.5.2) (1.1.21.3)
ELSE	IF the display is badly out of focus of	or just a patch of light
THEN	check function of 9400-7 check HT supplies from 9400-2	(1.7) (1.2.11)
ELSE	IF entire image has the wrong width	
THEN OR	adjust X amplifier gain check signal into X amp	(2.4.2.3) (1.2.7+8)
ELSE	IF entire image has the wrong height	
THEN OR	adjust Y amplifier gain check signal into Y amp	(2.4.2.3) (1.2.7+8)
ELSE	IF the entire image is $distorted$ in $X$	
THEN	check X deflection processing	(1.2.6-8)
ELSE	IF the entire image is distorted in Y	
THEN	check Y deflection processing	(1.2.6-8)
ELSE	IF the entire image is shifted sidewa	ys
THEN OR OR	adjust X offset check X circuits adjust centralizers	(2.4.2.2) (1.2.6-8) (2.4.7.4)
ELSE	IF the entire image is shifted vertic	ally
THEN OR OR	adjust Y offset check Y circuits adjust centralizers	(2.4.2.2) (1.2.6-8) (2.4.7.4)

# ELSE IF the lines do not join up correctly

check 9400-4 functions

THEN adjust vector controls OR check circuits ELSE IF the grids/menus are good but the way	(2.4.2.5) (1.2.4) reforms bad		
THEN IF double arrows show waveform 1 (2) is right off screen  THEN check the input offset at socket with Hi-Z voltmeter  AND check the input protection diodes	(2.4.1.4) (1.1.31.1)		
ELSE IF no waveforms on Channel 1 (2)			
THEN check the entire signal path from Char	nel 1 (2) input		
ELSE IF waveforms on Channel 1 (2) distorte	ed		
THEN check 9400-3 Channel 1 (2)	(1.3)		
ELSE IF bad waveforms on both channels			
THEN check 9400-8 is present	<5.0.2>		
check it has good signals CK, CKR, SYNC check 9400-4 check 9400-1	(1.4) (1.4) (1.1)		
ELSE IF no waveforms on either channel			
THEN check 9400-8 is correctly inserted check 9400-8 carries correct signals			

(1.4)

# 2.2.3 Abnormal Control Responses

# 2.2.3.1 Potentiometer Problem

IF only one is faulty

THEN IF accessible from rear

THEN probe with scope/meter for levels at ends and slider

ELSE remove front panel and test

IF potentiometer seems good, probe multiplexer output C pin 8 on 9400-5 (1.5.2) for level change with rotation

IF no signal change DG508 or test its control signals (1.5.2)

ELSE (several or all do not work)

probe multiplexer output, C pin 8 on 9400-5 (1.5.2) or front-panel connector pin 9 on 9400-1 (ANO) (1.1.21.3)  $\langle 5.1.1 \rangle$  to see response to rotation

check DG508 control signals

IF DG508 signal absent or wrong remove bottom cover (5.0.1) and check signals on 9400-5 cable <5.1.1> (1.1.21.3) FA1-3, etc.

IF necessary investigate front-panel control circuit (1.1.21)

#### 2.2.3.2 Switch Control

IF only one is switch bad

THEN check switch with meter OR investigate signals (1.5.3) (1.1.21.4)

ELSE (several or all do not work)

IF all the switches execute the wrong function

THEN check that the cable is correctly inserted between 9400-1 and 9400-5 at both ends

ELSE check power on 9400-5 investigate signals (1.5.3) or remove bottom cover (5.0.1) and probe 9400-5 connector <5.1.1> (1.1.21) probe front-panel controller (1.1.21)

## 2.3 Fault Finding on Individual Boards

This section includes suggestions for locating faults on individual boards of the 9400, in a somewhat anecdotal manner, as a comprehensive list could not be made.

## 2.3.2 Display Board

#### 2.3.2.1 No Image on Screen

IF there is no image on the screen

THEN check the thermo-switch, which is the round component at the center of the MOSFET heat sink; it should be open circuit in a working DSO. <1.2.5.1>

IF it is closed

THEN there is over heating; check the amplifiers <1.2.8.1>

ELSE (it is open) check one pin is at -15 V and the other is between -1 V and +1 V.

IF (lower than -1 V OR higher than +1 V)

THEN check the RESET line (1.2.5), which should be TTL high. <1.2.5.1>

IF the RESET line is TTL low

THEN check the source (9400-1 J17/2)(1.1.3).

ELSE

IF -1 V > thermo-switch > -5 V

THEN check 067 and 1N748 zener <1.2.5.1>

ELSE

IF -5 V > thermo-switch > -15 V

THEN check 052 and 041  $\langle 1.2.5.1 \rangle$ 

**ELSE** 

IF +15 V > thermo-switch > +1 V

THEN check Q51 and Q42 <1.2.5.1>

# 2.3.7 CRT Services Board

# 2.3.7.1 IF No Image is Present

THEN check voltages on 9400-7:

600	V	580	V
60	V	75	V
	Ż	-2	V
2	ZC	0	V

IF 60 V  $\rightarrow$  20 V AND 600 V  $\rightarrow$  about 10 V

THEN connecting ZC to ground will overcome the protection system to aid investigation

#### **VARNING**

IF there is a point of light at the center of the screen you must power down OR remove the ZC override. If you want to continue, power down and disconnect the EHT cable, placing in a dummy load or safe insulating receptacle.

### 2.3.9 Power Supplies

# 2.3.9.1 Power Supply Noise Problem


Some power supplies produce noise on the supply rail which can produce disturbance to the display of the 9400. The diagrams below show the maximum acceptable noise - any unit giving more than this should be replaced. The diagrams show what would be seen using a 9400 with a probe.

A Appearance. The noise looks like this:


|<- 10 or 20 msec->|




B Maximum low frequency ripple must be less than 30 mV p-p




C Maximum high frequency ripple must be less than 30 mV p-p




D Total ripple must be less than 50 mV p-p



E There must be no oscillations:



A similar problem is that some power supplies give sudden short changes in level. If this results in visible screen problems, reject the power supply. Any power supply which gives jumps of more than 50 mV should be rejected. The second, smooth variation is acceptable, because it causes no apparent trouble.



# 2.4 Adjustment Procedures for 9400

### 2.4.0 Introduction


This section describes all the adjustments which can be made in the field without the special LeCroy test gear which is only available at 9400 repair centers. Note that any adjustment which is omitted from this manual must not be touched, as maladjustment of certain presets can seriously degrade performance though this may not at first be apparent. Handling of boards should be done in such a way as to minimize the risk of moving a preset.

Some procedures require that the internal test software of the 9400 be set up; this is described in detail in paragraph 3.1.

The present adjustment procedures are contained in the computer assisted adjustment section of the 9400 calibration software package CALSOFT (CSO1, CSO2). It guides the service engineer through all the procedures and sets the 9400 up automatically as required for each individual adjustment. The present procedures are in compliance with the calibration limits applied in CALSOFT.

#### 2.4.1.1 Introduction

The 9400-1 main board carries the front-end amplifiers, attenuators and trigger controls. There are numerous presets which can be adjusted in the field, for example after replacement of a HVV 200.



Presets on the 9400-1 front-ends

Figure 2.4.1.1

### 2.4.1.2 Power Supply

Check the supply voltages  $\pm$  15.01,  $\pm$  0.02 V, and  $\pm$  5.17  $\pm$  0.01 V nominal on the 9400-9A board.

The ELBA supplies can be adjusted through the DSO rear panel.

#### 2.4.1.3 Probe Calibrator

DSO probe calibrator set to 1 V.

Adjust potentiometer PO(F1) to 1 V at the probe calibrator output (within 0.5%) using a 4-digit voltmeter, and hit N to check again.

Probe calibrator set to 2 V. Check with a 4-digit voltmeter.

If not OK (within 0.5%), double error (e.g.  $2.005 \rightarrow 2.010$ ) by adjusting potentiometer P1(F1), and go back to check 1 V again.

#### 2.4.1.4 Gain Curves and Offset

#### Gain curves

Put the DSO into the internal test menu with TRIG SOURCE LINE, MODE NORM.

Start the DSO internal test 'gain curves', BWL ON, 5 mV/div CH 1 and 2.

Check that the gain curves are at least 1/4 division above the gain = 1 line (left edge) on the left flat-top and that the curves decrease to at least 1/4 division below the gain = .4 line (center).

Check that the gain curve is smooth without steps or kinks.

If not OK, HVV200 of corresponding channel is probably bad!

Replace the 9400-1 board.

Repeat the test for BWL OFF and 10, 20 and 50 mV/div gain.

#### Offset

Put the DSO into the internal test menu with TRIG SOURCE LINE, MODE NORM.
Start the DSO internal test 'Offset vs Gain', BWL ON, 5 mV/div CH 1

and 2.

Check that the curves are rather horizontal (difference beginning-end of slope < 1 div) and that deviations from the center line stay within 1.5 divisions. If not OK, adjust potentiometers P3(D7)/P2(B7) to make the curves as flat as possible with deviations for BWL ON/OFF symmetric around the center line.

Repeat the test for 10, 20 and 50 mV/div gain.

# 2.4.1.5 Check Input Impedance

#### Channel 1 and 2

Check the input impedance for CH 1 and 2. The 1 M $\Omega$  DC and 50  $\Omega$  inputs for all gains should be 1 M $\Omega$ , and 51  $\Omega$  within 1%.

#### Trigger

Set the DSO to EXT TRIG SOURCE, COUPLING DC. Check TRIG input impedance 1 M $\Omega$  ( $\pm$  5%).

Set the DSO to TRIG SOURCE EXT/10, COUPLING DC. Check TRIG input impedance 1 M $\Omega$  ( $\pm$  5%).

# 2.4.1.6 Overload Protection

Set the DSO to CH 1 and 2 50  $\Omega$ . Check that overload protection is activated within 15 to 25 seconds after applying > 7 V.

If not OK, adjust potentiometer slightly P4, P5 (G8).

Wait for at least 10 minutes between tests in order to allow settling to ambient temperature!

# 2.4.1.7 Trigger

### Check Couplings

Set the DSO to TRIG SOURCE EXT, COUPLING DC. Apply a 10 kHz square wave signal 4 V p-p to EXT. Use the adjusted probe and look at pin 6 or 7 of MVL407 (B13). You should see the same square wave.

Set the DSO to TRIG SOURCE EXT, COUPLING HFRej.
Apply a 10 kHz square wave signal 4 V p-p to EXT.
Use the adjusted probe and look at pin 6 or 7 of MVL407 (B13).
You should see slower fall/risetimes (integration).

Set the DSO to TRIG SOURCE EXT, COUPLING LFRej. Apply a 10 kHz square wave signal 4 V p-p to EXT. Use the adjusted probe and look at pin 6 or 7 of MVL407 (B13). You should see spikes at the signal edges (differentiation).

Set the DSO to TRIG SOURCE EXT, COUPLING AC. Apply a 15 Hz square wave signal 4 V p-p to EXT. Use the adjusted probe and look at pin 6 or 7 of MVL407 (B13). You should see spikes at the signal edges (differentiation).

#### Level DC

Check the  $\pm$  12 V regulators on 9400-1 (F10/11); they have to be matched within 50 mV for correct trigger level calibration.

Set the DSO to CH 1, 1 M $\Omega$  DC, 500 mV/div, TRIG: COUPLING DC, SLOPE POS, LEVEL 0 div.

Apply a 100 Hz sine waveform 4 V p-p to CH 1.

Check that crossing at trigger point is at 0 divisions within 1 minor division.

If not OK, slightly adjust potentiometer P6(C/D12) and enforce AUTO-CALIBRATION and check again.

Set the DSO to CH 1, 1 M $\Omega$  DC, 500 mV/div, TRIG: COUPLING DC, SLOPE NEG, LEVEL O div.

Apply a 100 Hz sine signal 4 V p-p to CH 1.

Check that crossing at trigger point is at 0 divisions within 1 minor division.

Set the DSO to CH 1, 1 M $\Omega$  DC, 500 mV/div, TRIG: COUPLING HFRej, SLOPE NEG. LEVEL 0 div.

Apply a 100 Hz sine signal 4 V p-p to CH 1.

Check that crossing at trigger point is at 0 divisions within 1 minor division.

Set the DSO set to CH 1, 1 M $\Omega$  DC 500 mV/div, TRIG: COUPLING HFRej, SLOPE POS, LEVEL 0 div.

Apply a 100 Hz sine signal 4 V p-p to CH 1.

Check that crossing at trigger point is at 0 divisions within 1 minor division.

Set the DSO to CH2 DC 1 M $\Omega$ , 500 mV/DIV, TRIG: SOURCE CH2, SLOPE POS, LEVEL 0, COUPLING DC.

Apply a 100 Hz sine signal 4 V p-p to CH 2.

Check that crossing at trigger point is at 0 divisions within 1 minor division.

Set the DSO to CH2 DC 1 M $\Omega$ , 500 mV/div, TRIG: SOURCE CH2, SLOPE POS, LEVEL +3 div, COUPLING DC.

Apply a 100 Hz sine signal 4 V p-p to CH 2.

Check that crossing at trigger point is at +3 divisions within 1 minor division.

Set the DSO to CH2 DC 1 M $\Omega$ , 500 mV/div, TRIG: SOURCE CH2, SLOPE POS, LEVEL -3 div, COUPLING DC.

Apply a 100 Hz sine signal 4 V p-p to CH 2.

Check that crossing at trigger point is at -3 divisions within 1 minor division.

Set the DSO to CH2 DC 1 M $\Omega$ , 500 mV/div, TRIG: SOURCE EXT, SLOPE POS, LEVEL 0, COUPLING DC.

Apply a 100 Hz sine signal 4 V p-p to CH 2 over EXT.

Check that crossing at trigger point is at 0 divisions within 1 minor division.

Set the DSO to CH2 DC 1 M $\Omega$ , 1 V/div, TRIG: SOURCE EXT/10, SLOPE POS, LEVEL 0, COUPLING DC.

Apply a 100 Hz sine signal 8 V p-p to CH 2 over EXT.

Check that crossing at trigger point is at 0 divisions within 3 minor divisions.

If not OK, adjust by adding resistor 1/8 W 6.8K to 30K between base of Q5 to -5 or +5 V (depending on sign of deviation) on solder side; check again.

Set the DSO to CH2 DC 1 M $\Omega$ , 500 mV/div, TRIG: SOURCE EXT, SLOPE POS, LEVEL 0. COUPLING DC.

Apply a 100 Hz sine signal 4 V p-p to CH 2 over EXT.

Check that crossing at trigger point is at 0 divisions within 1 minor division.

Set the DSO to CH2 DC 1 M $\Omega$ , 500 mV/div, TRIG: SOURCE EXT, SLOPE POS, LEVEL +1.5 V, COUPLING DC.

Apply a 100 Hz sine signal 4 V p-p to CH 2 over EXT.

Check that crossing at trigger point is at +1.5 volt within 1 minor division.

Set the DSO to CH2 DC 1 M $\Omega$ , 500 mV/div, TRIG: SOURCE EXT, SLOPE POS, LEVEL -1.5 V, COUPLING DC.

Apply a 100 Hz sine signal 4 V p-p to CH 2 over EXT.

Check that crossing at trigger point is at -1.5 volt within 1 minor division.

#### Bandwidth AC

Set the DSO to EXT DC.

Apply a 10 kHz square wave, about 20 V amplitude through 50  $\Omega$  20 dB attenuator, 50  $\Omega$  feed through, to EXT.

Use the adjusted probe and connect to the base of Q5 below the input cover plate (the channel you are looking at should be adjusted first!) Adjust C32 for no under-/overshoot.

Set the DSO to EXT/10 DC.

Apply a 10 kHz square wave, 0 dB, 50  $\Omega$  feed through, to EXT.

Use the adjusted probe and connect to the base of Q5 below the input cover plate.

Adjust C31/33 for no under-/overshoot,

C31: long time scale,

C33: short time scale.

If you had to adjust C31 or C33, go to previous adjustment C32.

Set the DSO to CH1 AC 1 M $\Omega$ , 500 mV/div, TRIG: SOURCE CH1, SLOPE POS, LEVEL O, COUPLING AC.

Apply a 1 MHz sine signal 4 V p-p to CH1.

Check that crossing at trigger point is at 0 divisions within 1 minor division.

Set the DSO to CH1 AC 1 M $\Omega$ , 500 mV/div, TRIG: SOURCE CH1, SLOPE NEG, LEVEL 0, COUPLING AC.

Apply a 1 MHz sine signal 4 V p-p to CH1.

Check that crossing at trigger point is at 0 divisions within 1 minor division.

Set the DSO to CH1 AC 1 M $\Omega$ , 500 mV/div, TRIG: SOURCE CH1, SLOPE NEG, LEVEL 0, COUPLING LFRej.

Apply a 1 MHz sine signal 4 V p-p to CH1.

Check that crossing at trigger point is at 0 divisions within 1 minor division.

Set the DSO to CH1 AC 1 M $\Omega$ , 500 mV/div, TRIG: SOURCE CH1, SLOPE POS, LEVEL 0, COUPLING LFRej.

Apply a 1 MHz sine signal 4 V p-p to CH1.

Check that crossing at trigger point is at 0 divisions within 1 minor division.

Set the DSO to CH2 AC 1 M $\Omega$ , 500 mV/div, TRIG: SOURCE CH2, SLOPE POS, LEVEL 0, COUPLING AC.

Apply a 1 MHz sine signal 4 V p-p to CH2.

Check that crossing at trigger point is at 0 divisions within 1 minor division.

Set the DSO to CH2 AC 1 M $\Omega$ , 500 mV/div, TRIG: SOURCE CH2, SLOPE POS, LEVEL +3 div, COUPLING AC.

Apply a 1 MHz sine signal 4 V p-p to CH2.

Check that crossing at trigger point is at 3 divisions within 1 minor division.

Set the DSO to CH2 AC 1 M $\Omega$ , 500 mV/div, TRIG: SOURCE CH2, SLOPE POS, LEVEL -3 div, COUPLING AC.

Apply a 1 MHz sine signal 4 V p-p to CH2.

Check that crossing at trigger point is at -3 divisions within 1 minor division.

Set the DSO to CH2 AC 1 M $\Omega$ , 500 mV/div, TRIG: SOURCE EXT, SLOPE POS, LEVEL +1.5 V, COUPLING AC.

Apply a 1 MHz sine signal 4 V p-p to CH2 through EXT.

Check that crossing at trigger point is at +1.5 V within 1 minor division.

If not OK, adjust level with C32 (if CH2 is not adjusted, go to CH2 50  $\Omega$  DC for the following checks, but make sure that the generator offset is 0!

Set the DSO to CH2 AC 1 M $\Omega$ , 500 mV/div, TRIG: SOURCE EXT, SLOPE POS, LEVEL -1.5 V, COUPLING AC.

Apply a 1 MHz sine signal 4 V p-p to CH2 through EXT.

Check that crossing at trigger point is at -1.5 V within 1 minor division.

Set the DSO to CH2 AC 1 M $\Omega$ , 1 V/div, TRIG: SOURCE EXT/10, SLOPE POS, LEVEL 0, COUPLING AC.

Apply a 1 MHz sine signal 8 V p-p to CH2 through EXT.

Check that crossing at trigger point is at 0 divisions within 3 minor divisions.

Set the DSO to CH2 AC 1 M $\Omega$ , 1 V/div, TRIG: SOURCE EXT/10, SLOPE POS, LEVEL +3 V, COUPLING AC.

Apply a 1 MHz sine signal 8 V p-p to CH2 through EXT.

Check that crossing at trigger point is at +3 V within 3 minor divisions.

If not OK, adjust level with C31/33 (if CH2 is not adjusted, go to CH2 50  $\Omega$  DC, but make sure that generator offset is 0!)

If you had to adjust, go back to previous C32 adjustment.


Set the DSO to CH2 AC 1 M $\Omega$ , 1 V/div, TRIG: SOURCE EXT/10, SLOPE POS, LEVEL -3 V, COUPLING AC.

Apply a 1 MHz sine signal 8 V p-p to CH2 through EXT.

Check that crossing at trigger point is at -3 V within 3 minor divisions.

#### Channel 1

In the following adjustments the 4958 switch box is often used. It conveniently combines an adjusted /10 probe with attenuators. In the absence of a 4958, regular attenuators and a probe (like our Coline M12) which has been correctly compensated on an adjusted 9400 can be used. In the absence of a probe, an alternative test probe set up as shown in Figure 2.4.1.8 and properly adjusted on a good DSO, can be used.



#### Alternative Test Probe

# Figure 2.4.1.8

Adjust signal amplitude to 6 divisions on screen.

Set the DSO to CH1, 1 V/div, 50 Q, TRIG: SOURCE EXT, COUPLING DC, LEVEL 0. Feed a 1 kHz square wave via switch box 4958 through EXT to CH 1. Set BSD211/214 switch appropriately: HVV200 no. XX XX 00 or 01 or 02 or 03: newer HVV with BSD214 transistor, HVV200 no. XX XX /=00: older HVV with BSD211. Set switch box 4958 to: 20 dB OFF, 20 dB OFF, 50  $\Omega$  OFF, Comp OFF.

Verify for the following settings that you always see the signal at 6 divisions:

CH 1			20 dB	20 dB	50 Ω	Comp	Reading
50 Ω, 50 Ω, 50 Ω,	1 V 0.1 V 10 mV	į	OFF ON ON	OFF OFF ON	OFF OFF	OFF OFF	6 div 6 div 6 div
1 MΩ, 1 MΩ, 1 MΩ,	10 mV 0.1 V 1 V	İ		ON OFF OFF	ON ON	OFF OFF	6 div 6 div 6 div
1 MΩ, 1 MΩ,	20 mV 200 mV	!	ON OFF	OFF OFF	x x	ON ON	6 div 6 div

Set the DSO to CH1 1 M $\Omega$  DC, 10 mV/div, TRIG: SOURCE CH1, COUPLING DC, LEVEL 0.

Apply a 10 kHz 6 V p-p square wave through 40 dB, 50  $\Omega$  feed through. You should see 60 mV amplitude.

Set the DSO to CH1 1 M $\Omega$  DC, 100 mV/div, TRIG: SOURCE CH1, COUPLING DC, LEVEL 0.

Reduce attenuation to 20 dB.

Adjust C12 for no under/over-shoot.

Set the DSO to CH1 1 M $\Omega$  DC, 1 V/div, TRIG: SOURCE CH1, COUPLING DC, LEVEL 0.

Reduce attenuation to 0 dB.

Adjust C14/C13 for no under/over-shoot:

C14 long time-scale,

C13 short time-scale.

If you had to REadjust C14/C13, go back to adjustment C12.

Set the DSO to CH1 1 M $\Omega$  DC, 20 mV/div, TRIG: SOURCE CH1, COUPLING DC. Apply a 1 kHz 6 V p-p square wave through switch box 4958 20 dB, Comp ON.

Adjust C11 for optimum risetime.

Set the DSO to CH1 200 mV/div, 1 M $\Omega$  DC, TRIG: SOURCE CH1, COUPLING DC, LEVEL 0. Reduce attenuation to 0 dB. Adjust C15 for optimum risetime.

Set the DSO to CH1 50  $\Omega$  DC, TRIG: SOURCE CH1, COUPLING DC. Apply a 200 MHz sine signal with amplitude about 6 div to CH 1. Adjust C17 for maximum amplitude. Adjust C16 for maximum amplitude. (Watch out for HVV oscillations at about 800 MHz!)

If you had to REadjust C16, go back to adjustment C17


#### Channel 2

Repeat the above adjustment for channel 2. Add 10 to all capacitor labels, for example C11 becomes C21.

# 2.4.2 9400-2 and 9400-7 Display


#### 2.4.2.1 Introduction

The 9400-2 board carries a number of adjustments for the CRT image, many of which are field adjustable using procedures given below. The 9400-7 board carries much of the phosphor protection circuitry, and also the intensity and focus presets, which may be adjusted if there are no other contributory problems.



9400-2 Preset Controls

Figure 2.4.2.1



Intensity and Focus Controls
Figure 2.4.2.2

The 9400 should be set up to display a fairly complex image, and the two intensity controls on the front panel should be turned up; the EHT generator will then experience a substantial load. The EHT adjustment should be set to give an EHT potential of 11 kV. The 60 V and 600 V lines on the 9400-7 should also be checked.

### Vector Joining

Adjust vectors with the help of the pair of vector potentiometers on the 9400-2 board right upper corner, above the connector. Check that there are neither gaps nor overlaps in the letters T and S.

#### Centralizing Adjustment

If the X and Y amplifiers are correctly adjusted, and the image is poorly centered on the screen, it may be desirable to adjust the two magnetic rings on the yoke. This should not be done unless all other sources of image offset have been eliminated, and the amplifier offsets on the 9400-2 have been found to be correct.




Figure 2.4.2.3

# 2.4.2.2 Adjustments

#### Image Position Adjustment

The offset controls may, in principle, be adjusted to obtain a centered image, provided that there are no other problems, see Centralizing Adjustment. Before making adjustments make sure that offsets at TP15 and TP21 are less than 10 mV for parts of the waveform after PGDIS and before SYDIS (1.1.16) (1.2.2), and other flat parts of the waveform between sections of vector drawing.

#### Intensity

Turn the DSO grid intensity off and the intensity to maximum.

Adjust the intensity potentiometer on the CRT board such that the center spot is just invisible.

If the intensity cannot be suitably controlled, then 9400-2 (1.2.4) (1.2.9) or 9400-7 (1.7) or 9400-1 (1.1.21.3) or the 9400-5 (1.5.2) must be checked.

This is the maximum allowed setting of the 9400-7 intensity control. It can be reduced if desired. Note that the yellow phosphor of the CRT in the 9400 is much more susceptible to damage by high beam currents than the usual blue/green phosphors.

### **Focus**

Turn the grid intensity to maximum.

Adjust the focus control on the CRT board to optimize the image, taking into account all parts of the screen. If an expanded trace is selected, the selection box should be clearly separable from the menu separators. If an adequate focus cannot be obtained, then the 9400-7 (1.7) or its power supplies on the 9400-2 (1.2.9) must be checked.

### Image Size

Press the internal test button 'Calibration Constants' with border lines displayed.

Adjust the image size with the help of potentiometers  ${\tt GY/GX}$  gain controls to the left of the two large yellow capacitors.

# Yoke Rotation

Ensure that DSO power is OFF. Rotate the image upright by turning the mechanical yoke position. For this loosen the screw on the yoke ring holder.

#### 2.4.3 9400-3 ADC Board

# 2.4.3.1 Introduction

There are numerous preset controls on the 9400-3 ADC boards, which are set during manufacture. Only two of these are field-adjustable without the support of special LeCroy test gear. Every effort should be made to avoid disturbing these controls while handling the boards as they control the accuracy of waveform digitization. Note that the ADC boards may be interchanged for testing and fault finding, but they should always be replaced in their original position.

# 2.4.3.2 Gain Curves and Offsets

#### Gain curves

Put the DSO into the internal test menu with TRIG: source LINE, MODE NORM.

Start the DSO internal test 'Gain Curves', BWL ON, 5 mV/div CH 1 and 2. Check that gain curves are at least 1/4 division above the gain = 1 line (left edge) on the left flat-top and that curves decrease to at least 1/4 division below the gain = 0.4 line (center). Check that the gain curve is smooth without steps or kinks. If not OK, the HVV2OO of corresponding channel is probably bad! Replace the 94OO-1 board.

Repeat test for BWL OFF and 10, 20 and 50 mV/div gain.

Put the DSO into the internal test menu with TRIG: SOURCE LINE, MODE NORM.

Start the DSO internal test Offset vs Gain, BWL ON, 5~mV/div CH 1 and 2.

Check that the curves are rather horizontal (difference beginning-end of slope < 1 div) and deviations from the center line stay within 1.5 divisions.

If not OK, adjust potentiometers P3(D7)/P2(B7) to make the curves as flat as possible with deviations for BWL ON/OFF symmetric around the center line.

Repeat the test for 10, 20 and 50 mV/div gain.

### 2.4.3.3 Precision Adjustment for 1% Scopes

Adjust the DAC 800 (on the main 9400-1 board) offset to zero. Measure voltage (mV) CAL1/CAL2 after LM324 (G6), in field G7 on one of the points where the two diodes are connected. If larger than 1 mV, adjust potentiometer ZR (P8(J20) solder side) next to DAC 800, just behind -15 V power supply. It is difficult to access and a long slim screwdriver is needed.

Adjust the CH 1 and 2 HSH202 offset to zero. Set the DSO to CH 1,2 50  $\Omega$  DC OFFSET 0, AUTO-CALIBRATE. Measure voltage at CH 1,2 ADC SMB socket.

If larger than 3 mV, slightly adjust potentiometer P6 on the ADC board then enforce AUTO-CALIBRATION and check again (to do this, leave the ADC board in the DSO, put the GPIB board on the extender and reach in from the rear of the CRT!)

Put the DSO into the internal test menu with TRIG: SOURCE LINE, MODE NORM.

Start the DSO internal test Offset vs Gain, BWL ON, 5 mV/div CH 1 and 2.

Check that the curves are rather horizontal (difference beginning-end of slope < 1 div) and deviations from the center line stay within 1.5 divisions.

If not OK, adjust potentiometers P3(D7)/P2(B7) to make curves as flat as possible with deviations for BWL ON/OFF symmetric around the center line.

Repeat the test for 10, 20 and 50 mV/div gain.

#### 2.4.3.4 Over-shoot

#### Channel 1

Set the DSO to CH 1, 50  $\Omega$  DC, 200 mV/div, TRIG: SOURCE: CH 1, COUPLING DC, Level 0.

Make sure that the CH 1 front-end is properly adjusted!

Apply a square wave with a risetime faster than 1 nsec (for example TEK PG502) through a 20 dB attenuator.

Adjust the step amplitude to 5 divisions.

Use the attenuator at input to attenuate possible reflections.

Adjust the capacitor between pins 8-10 of HSH202 such that signal overshoot is 1 minor division.

The signal should settle within 40 nsec.

#### Channel 2

Set the DSO to CH 2, 50  $\Omega$  DC, 200 mV/div, TRIG: SOURCE: CH 2, COUPLING: DC. LEVEL 0.

Make sure that the CH 2 front-end is properly adjusted!

Apply a square wave with a risetime faster than 1 nsec (for example TEK PG502) through 20 dB attenuator.

Adjust the step amplitude to 5 divisions.

Use the attenuator at input to attenuate possible reflections.

Adjust the capacitor between pins 8-10 of HSH202 such that signal overshoot is 1 minor division.

The signal should settle within 40 nsec.

# 2.4.4 9400-4 TDC Board

#### 2.4.4.1 Frequency

Check the frequency (100 or 50 MHz) on the 2<sup>nd</sup> or 3<sup>rd</sup> line (from front) of the clock bus board.

If not OK, something basic is wrong with the TDC board.

Set the DSO to CH 1, 100 mV/div, 50  $\Omega$  DC, TRIG: SOURCE CH1, COUPLING AC, LEVEL 0, DELAY 19.99 msec post-trigger.

Apply to CH1 a sine wave of 100 kHz from a precision (better than 1 ppm) generator.

Adjust the 100 MHz ADJ such that the signal crosses the center point. Turn the power off/on several times and check that the frequency is still OK. (This is to check that not too much adjustment was applied which may leave the oscillator locked out of the characteristic 100 MHz. If this happens, replace the crystal.)


# 2.4.4.2 Internal Trigger Delay

Set the DSO internal test 'TDC Calibration'.

Check (after a warm-up of at least 20 minutes) that there are two peaks of about the same width.

If not, adjust at TST DLY and check again.

It is very hard to reach this preset with a tool, but some help may be given using a probe adjustment screwdriver bent by 90 degrees. Also note that on ADC boards manufactured since February 1988 this varicap points upwards and is therefore easy to reach.



TDC Preset Control

Figure 2.4.4.1

# 2.4.5 Front-panel Board

# 2.4.5.1 LED Matching


All front-panel LEDs should be matched for color, in one of three grades (1.5.5). If urgent replacement of an LED is required, and the correct color match is not available, it is permissible to mismatch by one grade only in the case of a single LED, far from the others. For example, if one of a group fails, it can be replaced by one taken from a distant place on the panel, and the distant one can be replaced by the poorly matching one. Although the colors are fairly close, they look very bad when mixed.

#### 2.4.6 Changing the Input Line Voltage (Board 9400-9)

This will only be necessary when a 9400 has been transported, involving a change of local voltage.

Note that there are two operations, which must BOTH be done.

- 1. Ease out the little cover over the voltage adjuster <1.9.2> and take out the rotor. Rotate until the new voltage faces forward. Replace the rotor and the cover.
- 2. Remove the top cover (5.0.1) and move the large brown 12 pin plug on the 9400-9A < 5.0.3 > (2.4.9.1) to the 115 V or the 230 V position as appropriate. Check both settings carefully before powering up the DSO.



SETTING THE 115 V/220 V CONNECTION


Figure 2.4.6

# 2.4.7 Potentiometers Cross Reference for the 9400-1 Board

Potentio- meter	Used for	Name on Schematics	Location on board (Rev. F and up)
PO	Probe Calibrator	PO	F1 solder
P1	#	P1	F1 solder
P2	HVV200 Offset	no name	B7 solder
P3	11	no name	D7 solder
P4	Overload Protection	no name	G8 component
P5	Ħ	no name	G8 component
P6	Trigger Level	P4	C/D12 comp
P8	Offset DAC 800	P6	J20 component


# For Earlier Revisions

Revisions BC	remove resistor and place potentiometer P1 (2.2 $M\Omega$ )
All revisions	PO on solder side
F and above	P2/P3 solder side
up to rev D	PO component side between probe connectors



Top view of 9400-1 Main Board

Figure 2.4.7.1



Underside of the 9400-1 Main Board Figure 2.4.7.2

# CHAPTER 3

# TEST SOFTWARE FOR THE 9400

# Table of Contents

3.0	Introduction
3.1	Internal Test Software of the 9400
3.2	Test Software used with the 4928 Tester

#### 3.0 Introduction

This chapter describes 9400 tests which require the use of LeCroy software. The 9400 software includes a small number of test routines which can be controlled from the front panel - these are described in (3.1). The other software system described here is a series of routines operating under CP/M on the LeCroy 3500. For these a 4928 tester board is also required. In (3.2) a brief outline of the system is given, together with a copy of each menu. Because the system is easy to use, only a few of the operations are described in detail in this section.

#### Note

The following sections apply only to versions V2.0 and higher. If your Model 9400 has an earlier software version (check on the upper right hand corner of the "Memory STATUS" display page), please ask your LeCroy contact person for an update of your scope's software.

For further information on the comprehensive software package CALSOFT (order code CS01, CS02) for 9400 adjustment and calibration, refer to the CALSOFT operator's manual.

### 3.1 Internal Test Software of the 9400

#### 3.1.2 Turn On

- 1. Check that the correct line voltage is set on the rear-panel power connector. 9400s which have ELBA power supplies (this can be recognized by the 4 adjustment potentiometers below the 4 green LEDs on the right upper side of the rear panel) must be modified both externally on the power connector and internally on the power supply board (by changing the position of the power-connector).
- 2. Check the following:
  - a) that the display turns on after about 10 sec.
  - b) that the display is stable (if traces are displayed, turn them all off).
  - c) that the range of INTENSITY and GRID INTENSITY is reasonable.
- 3. Wait about 10 minutes for the 9400 to reach a stable temperature.

# 3.1.3 Test for Low Frequency Noise on the Input

This test verifies that the front-end components, ADC and power supplies operate correctly. Low frequency noise may be observed if any of the power supplies oscillate.

- 1. Turn on the Channel 1 and 2 traces, turn the others off.
- 2. Set the 9400 so that a single grid is displayed on the screen.
- 3. Set the controls of the 9400 as follows:
  - a) Input coupling: 1 M $\Omega$ , DC (Channels 1 and 2)
  - b) Fixed gain: 5 mV/div (Channels 1 and 2)
  - c) variable gain: 1 (Channels 1 and 2)
  - d) Trigger Slope: pos. or neg.

Source: LINE Coupling: DC Mode: NORM Delay: zero

- 4. Setting the time base to 10, 5, 2, 1, and 0.5 msec/div in turn, check:
  - a) that the displayed waveforms are constant bands with amplitudes less than 1/5 vertical division.
  - b) that there is no discernible periodic structure.
- 5. Using the offset control, move the channel 1 and channel 2 traces slowly through the entire range and check that there is no change in the displayed trace. This is best seen by displaying only one trace at a time.

#### Solution to Problems

If there is a low frequency structure of the order of 1 kHz, check the following:

a) Is the lower RF-shield of the front-end correctly installed? In some of the older versions, the screw head which holds the right-hand front foot of the lower 9400 cover may push the RF-shield towards the 9400-1 main board, creating shorts. Verify that the absence of the lower 9400 cover has no effect on the noise problem.

b) Have any of the 4 supply voltages oscillations of more than 50 mV (peak-to-peak) amplitude in the frequency range of 50 Hz to 200 kHz (check for time-base settings 10 msec/div through 10 µsec/div). If this is the case, the power supply must be repaired. Note that power supply oscillations may occur particularly at high temperatures (use a heat gun to verify a repair).

# 3.1.4 Preparation for Internal Tests

The 9400 is capable of executing a number of autonomous tests, the results of which are stored in reference memory C, and normally accessed through the (expanded) display controls. Whenever the test menu is entered (see Section 5), the entire memory C buffer is cleared and the 9400 is set up to display the expansion of memory C under trace "EXPAND A". When each individual test is performed, the 9400 automatically expands the display and centers it on the newly acquired histogram. You may nevertheless use the manual controls of "EXPAND A" to further modify the display, if so desired.

Note: When Return is pressed in the Test Modes menu the 9400 returns to the Main menu. During the internal tests the data in the memory locations of the 9400 are overwritten.

# 3.1.5 Entering the Internal Test Menu

- 1. Ensure that the 9400 is in the "root" menu, i.e. only "Main Menu" should appear on the left of the grid. Otherwise push the "Return" soft key until this is the case.
- 2. While keeping the lowest soft key (the one above SCREEN DUMP) pressed, push the top soft key "Main Menu". The "Test Modes" menu should appear.
- 3. To make sure that the 9400 triggers, set the trigger controls as follows:

Trigger source: LINE Trigger mode: NORM

This ensures that the front-end is recalibrated whenever the input conditions are modified during the following test procedures.

#### 3.1.6 Internal TDC Calibration


The 9400 calibrates the 10 psec time interpolator on the 100 MHz time base when the time base is modified. If this calibration fails (i.e. one of the peaks described below is missing), this may give rise to "jumps" in the display of INTERLEAVED waveforms at intervals of 10 nsec.

- 1. Push the fourth soft key "TDC-Cal, int. trig.". Within less than a second, the distribution displayed in the upper screen picture in Figure 3.1.6.1 should appear.
- 2. Check that the distribution contains 2 peaks, each at least 2 vertical divisions high.
- 3. Use the Position knob to center the left-hand peak on the display.
- 4. Turn the Time Magnifier knob clockwise to expand to 5 µsec/div.
- 5. Check that the width of the distribution is more than 1 horizontal division.
- 6. Repeat steps 3, 4 and 5 for the right-hand peak.

#### Solution to Problems

If either peak is missing or is too narrow, adjust the timing capacitor on the 9400-04 time-base card as follows:

- 1. Remove the top cover.
- 2. Locate the capacitor which is about 2 inches below the rear edge of the 9400-8 timing bus card.
- 3. Turn the capacitor 1/8 of a turn either way and check its effect by redoing the measurement, i.e. by pushing "TDC-Cal, int. trig."



INITIAL AND EXPANDED TDC TEST WAVEFORM

Figure 3.1.6.1


#### 3.1.7 Gain Curves

This test allows the user to check whether the dynamic range of the programmable input amplifiers is sufficient. If it is not, the 9400 cannot calibrate itself correctly, giving rise to jumps of the ground line when turning the bandwidth limit on and off.

- 1. Set the bandwidth limit OFF.
- 2. Set the Channels 1 and 2 VOLTS/DIV controls to 5 mV/div.
- 3. Push the soft key "Chan 1 and 2 Gain Curves". The gain curves should appear within 5 seconds.
- 4. Check that the 2 gain curves (shown in Figure 3.1.7.1):
  - a) are at least 1/4 division above the gain = 1 line on the left flat-top.
  - b) decrease to at least 1/4 division below the gain = 0.4 line.
- 5. Repeat the test described above in steps 3 and 4 with the following settings of the 9400:
  - a) Ch. 1 and 2: 5 mV/div; bandwidth limit ON.
  - b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF.
  - c) Ch. 1 and 2: 20 mV/div; bandwidth limit ON and OFF
  - d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF

#### Solution to Problems

If the results of any of the tests (step 4) are not satisfactory, the HVV200 front-end hybrid of the corresponding channel must be changed.



GAIN CURVES

Figure 3.1.7.1

#### 3.1.8 Gain vs. Time

This test permits the user to verify that the 9400 reliably measures the gain of the front-end amplifiers. It may not do so if there is noise present which influences the gain measurement. In this case, the calibration of the front-end may not work.

Note: this test is performed with the calibrated gain set to 1.00. The vertical scale is changed to 1 percent per division for easier observation. The absolute position of the measured gain is a measure of the precision of the gain calibration.

- 1. Set the Bandwidth Limit OFF.
- 2. Set the VOLTS/DIV control of channels 1 and 2 to 5 mV/div
- 3. Press the soft key "Gain vs. Time, 1 + 2". The new distributions should appear within 15 seconds.
- 4. Check the two curves (which should resemble those shown in Figure 3.1.8.1) as follows:


The deviation from the center (1.0 gain) line should be within the following limits.

Gain	1% DS0	2% DS0
5 mV/div	± 1.5%	± 2%
other	± 0.8%	± 1.5%
other	± 0.8%	± 1.5%

- 5. Repeat the test described above in steps 3 and 4 with the following settings of the 9400:
  - a) Ch. 1 and 2: 5 mV/div; bandwidth limit ON.
  - b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF.
  - c) Ch. 1 and 2: 20 mV/div; bandwidth limit ON and OFF.
  - d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF.

## Solution to Problems

If the width of the band is too large, check for low frequency noise, (see Section 3.1.3).



GAIN VS. TIME CURVES

Figure 3.1.8.1

## 3.1.9 <Offset> vs. Gain-DAC


This test permits the user to check if the offset of the second front-end amplifier has been correctly adjusted.

- 1. Set the Bandwidth Limit OFF.
- 2. Set the VOLTS/DIV control of channels 1 and 2 to 5 mV/div.
- 3. Press the soft key "<Offset> vs. Dac-gain". The new curves should appear within 20 seconds.
- 4. Check the two offset curves (as shown in Figure 3.1.9.1)
  - a) the curves should be rather horizontal, i.e. the difference between the left edge and the right edge should be less than 1 vertical division.
  - b) the vertical position of the curve should lie in the 4 major central divisions.
- 5. Repeat the test described above in steps 3 and 4 with the following settings of the 9400:
  - a) Ch. 1 and 2: 5 mV/div; bandwidth limit ON.
  - b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF.
  - c) Ch. 1 and 2: 20 mV/div; bandwidth limit ON and OFF.
  - d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF.

NOTE: Since the adjustment of the output offset of the HVV200 is common to bandwidth limit ON and OFF, check that the deviations from a horizontal curve are as symmetrical as possible, i.e. by equal amounts above and below the center.

#### Solution to Problems

If an offset curve is not horizontal enough, the offset of the second amplifier (within the HVV200) must be readjusted. This requires a repetition of the calibration of the output offset of the corresponding HVV200.



OFFSET VS. GAIN DAC

Figure 3.1.9.1

### 3.1.10 Integral Non-Linearity

This test allows the user to check the DC integral non-linearity and the offset-calibration of the front-end amplifiers.

- 1. Set the Bandwidth Limit OFF.
- 2. Set the VOLTS/DIV control of channels 1 and 2 to 5 mV/div.
- 3. Press the soft key "Integral N-Linearity". The new curves should appear within about 10 seconds.
- 4. Check the integral non-linearity curves. (Figure 3.1.10.1 shows an example where the results for channel 1 are not satisfactory.)


The curves must be within the following deviation from the center (0%) line. (1 division = 1%)

Curve	0 (leftmost)	1	2	3	4 (rightmost)			
Gain								
5 mV/div	2.5%	2%	2%	2%	2.5%			
other	2%	2%	1.5%	2%	2%			

- 5. Repeat the test described above in steps 3 and 4 with the following settings of the 9400:
  - a) Ch. 1 and 2: 5 mV/div; bandwidth limit ON.
  - b) Ch. 1 and 2: 10 mV/div; bandwidth limit ON and OFF.
  - c) Ch. 1 and 2: 20 mV/div; bandwidth limit ON and OFF.
  - d) Ch. 1 and 2: 50 mV/div; bandwidth limit ON and OFF.

#### Solution to Problems

If any of the curves is outside the limits, the HVV200 of the corresponding channel has an integral non-linearity of more than 1% and should be exchanged. However, a bad offset calibration may give rise to deviations outside this tolerance. This would show up as a systematic vertical offset of the outermost curves (of the 5 sub-curves) with respect to the other curves.



INTEGRAL NON-LINEARITY CURVES

Figure 3.1.10.1

## 3.2 Software for Use with the 4928 Tester

#### 3.2.1 Introduction

The 4928 tester is a board with a connector at the top and bottom, in the standard DSO slot position, which enables it to be placed in communication with a 9400. It is used with software in the LeCroy 3500 to emulate the 68000 processor in a way which enables the 3500 to control each function of the DSO in turn, with the 68000 disabled. In addition, the 4928 has logic to process data at high-speed, to make the performance of the tests possible in a reasonable time (about 15 minutes for a complete set). This section of Chapter 3 includes a listing of all the menus available with this software.

## 3.2.2 Operation of the 4928 Tester

Note that the 4928 is normally placed above the 9401-2, but to use the 4928 with older 9400s containing the 9400-6 GPIB board, the 9400-6 is removed, the 4928 is put in the DMA slot, and the 9400-6 is placed on top of the 4928.

The 4928 can be put in any slot of the 3500, as the software will find it.

The software is "DSO" under CPM, i.e. it is called by -

A>DSO

The software is menu driven and interrupt driven, making it very easy to use. Help functions are available at all times.

A consistent pattern of control codes is used. The tests in any section are labeled A1, A2, A3.... where A is a letter.

Press An for test n of group A Press AH for help for group A

Press A- for complete set of tests A - except

C- gives CO and C1 only, because C2 is a short test

Press Z for repeat of a test

Press J- for loop on J1, non-interactive tests

The tests will not be described in great detail, because the screen listings are fairly clear, and the program is quite easy to use.

#### 3.2.C Front Panel Test

This test enables all the front-panel controls to be tested individually in any order. The program presents an image on the display of the LeCroy 3500 which represents the display of the 9400 <3.2.C.1>.

The 3500's display symbols allow simple, quick tests of the controls.


Push-buttons: push each button once. If it works, the symbol changes to an open rectangle. At the end of the sequence the unsatisfactory push-buttons can be tried again. If they still fail, a repair is needed.

Rotary switches: this test is the same as the push-button test.

Potentiometers: this test is slightly different. In order to test each potentiometer it is necessary to turn it all the way in each direction. The two vertical bars, P1 and P2, acquire little ticks which show where the ADC has measured the positions of the potentiometers. Two bars are needed for those controls which have no end stop, because these employ pairs of potentiometers joined in opposing orientation. When ticks have been made from one end to the other, the symbols will go clear.

LEDs test - CO: this test cycles through the LEDs at a speed determined by the operator.

Completion: when all the controls have been tested and found to be working, the program will flash all the LEDs in sequence.



DISPLAY ON 3500 FOR TEST C OF 9400 CONTROLS

Figure 3.2.C.1

## 3.2.P Tests of the CRT Image

These tests use section P of the "DSO" software.

# 3.3.P.1 Size, Position and Brightness

These basic attributes are tested with  $\langle 3.3.1 \rangle$ , which is generated by test P1 of the "DSO" program (3.2). The four short lines should just touch the edge of the bezel. Any fault can be corrected by reference to (2.4.2.3) for size, (2.4.2.2) and (2.4.7.4) for position, and (2.4.7.2) for brightness.

The line "C" should be subjectively about half as bright as "A" below it. The region "B" should show a gradation from dark-to-light, left-to-right.




Figure 3.3.1

## 3.3.P.2 Tests of Vector Joining

These basic attributes are tested with  $\langle 3.3.2 \rangle$ , which is generated by test P2 of the "DSO" program (3.2). The characters should be neatly drawn, and all the little vectors which add to make the lenticular shapes should neither overlap nor show gaps. Adjustment is possible (2.4.2.5).




Figure 3.3.2

# 3.3.P.3 Tests of Amplifiers

See <3.3.3> for the images, which are generated by test P4 of the "DSO" program. The diagonals should be made of double bars no more than 5 mm apart. The triangles should be uniformly bright. If they are not, check the amplifier quiescent currents (2.4.2.6).





Figure 3.3.3

## 3.3.P.4 Tests of X and Y DACs

See <3.3.4> for the images, which are generated by test P3 of the "DS0" software. The "ticks" correspond to the places where errors are most likely, i.e. at large bit changes. Any dark bands on the wide bright stripes should be narrower than the tick. If not, the DAC may be at fault (1.2.3).



SIZE, POSITION AND BRIGHTNESS

Figure 3.3.4

```
+++++ 9400 DSO MAIN TEST PROGRAM (overlayed program) ++++++
---- CRATE 0 --- SLOT 1 ----
   hit 'H' for HELP option
? H
                      B = BOOT CPU / RUN
An = ADC test
                     Dn = DYN RAM test
Cn = FRONT PAN test
En = EPROM test
                     Fn = FPY DISK test
                      H = HELF
Gn = GPIB test
                     Jn = ALL POSS TEST
In = RT CLOCK test
                     Ln = MULTIPL test
Kn = TIMER test
                     Nn = CALIE DAC test
Mn = MINMAX test
                      Pn = DISPLAY test
On = ADD RAM test
                      Rn = RS-232 \text{ test}
Qn = BUS test
                     Tn = TIMEBASE test
Sn = STAT RAM test
                      V = DSO ADDR TABLES
Un = CPU test
                      X = SWITCHES STATUS
W = MISCELL TABLES
Y = DEBUGGER
                      Z = SAME TEST
 n = 0 to 9: specific test
 n = - : all test
                     n = H : option help
; = RUN ERR on/off
 : = STOP ERR on/off
                     . = CPU RUN on/off
 . = TEST LOOP on/off
                     \ = PRINT ERRUR on/off
 / = PRINTER on/off
                    <sp>= DATA SEPARATOR
<cr>= CONTINUE
                     ^C = PROGRAM EXIT
<ro>>= RUBQUT
? AH
----AIC test----
A- = ADC RESPONSE test
- E
```

B007 (PU

- O LOC errors

==== Updated version 11 march 1986 BM LeCroy SA Geneva Switzerland ====

```
? CH
----FRONT PANEL test----
CO = LED test
C1 = POT & SWITCHES full test
C- = FULL TEST
C2 = POT & SWITCHES short test
? D\C0
----FRONT PANEL test----
CO = LED test
 H => command HELP
  57 seq -LED RUN-
     1-6 => sample CYCLE select or 7-0 => SPEED select
  or <sp> => return to CYCLES SEQUENCE (1-6)
  or Al to D8 => select LED on (with O cleen)
c ! CHI ! CH2 ! TR CPL ! TR SCE ! TR MODE ! T SL ! MISCEL !
2 ! AC ! AC
            AC
                    ! CH1
                            ! READY
3 ! GND ! GND ! LFREJ ! CH2
                            ! SEONCE ! POS !
4 ! DC ! DC ! HFREJ ! LINE ! AUTO ! NEG ! BDWTHL !
5 ! GND ! GND ! DC ! EXT ! NORM
                                    ł
                                          ! OVERLD !
6 ! DC50 ! DC50 ! TRIG'D ! EXT/10 ! SINGLE !
                                          ! INTSPL !
Xo! 1 ! 2 ! 3 ! 4 ! 5 ! 6 ! 7 ! 8
A ! REMOT! BDWHL! OVLD1! AC1 ! GND1 ! DC1 ! GND1 ! DC501!
B ! READY! TR'D ! OVLD2! AC2 ! GND2 ! DC2 ! GND2 ! DC502!
C ! SEQU! AUTO ! NORM ! SINGL! AC ! LFREJ! HFREJ! DC !!
D ! ITSPL! +SLP ! -SLP ! CHAN1! CHAN2! LINE ! EXT ! E/10 !
s7 seq -LED RUN-
? DH
---- DYNAMIC RAM test----
DO = 0000 and ffff test
D1 = ADDRESS test (address to address)
D2 = 55, aa, 99 and 66 shifted test (4 pass)
D3 = 0001 and fffe shifted test (32 pass)
D4 = BYTE test (00ff and ff00)
D- = FULL TEST
? EH
```

----EPROM test--EO = PATTERN test
E1 = CPU BUS ADDR partial test
E2 = EPROM FULL VERIFY
E- = FULL TEST
E3 = EPROM SAVE TO DISK
E4 = E2 if disk file not found

? つ

```
? FH
F #### not implemented function ####
? GH
----GFIE FORT test----
GO = SWITCHES read test
G1 = SER POLL & ADDR REG W/R test
G2 = INTERR (both sources) test
03 = not implemented
G4 = not implemented (use IBM-PC-AT)
G- = FULL TEST
? H
                        B = BOOT CPU / RUN
 An = ADC test
 Cn = FRONT PAN test
                        Dn = DYN RAM test
                        Fn = FPY DISK test
 En = EPROM test
 Gn = GPIB test
                        H = HELF
                        Jn = ALL POSS TEST
 In = RT CLOCK test
                        Ln = MULTIFL test
 Kn = TIMER test
 Mn = MINMAX test
                        Nn = CALIB DAC test
 On = ADD RAM test
                        Pn = DISPLAY test
 Qn = BUS test
                        Rn = RS-232 \text{ test}
                        Tn = TIMEBASE test
 Sn = STAT RAM test
                        V = DSO ADDR TABLES
 Un = CPU test
                      X = SWITCHES STATUS
 W = MISCELL TABLES
                        Z = SAME TEST
 Y = DEBUGGER
  n = 0 to 9: specific test
 n = -: all test
                       n = H : option help
<lf>= TEST EXIT
                     <esc>= RESTART PROGR
  : = STOP ERR on/off
                       ; = RUN ERR on/off
                         , = CPU RUN on/off
  . = TEST LOOP on/off
                        \ = PRINT ERROR on/off
 / = PRINTER on/off
                      <sp>= DATA SEPARATOR
<cr>= CONTINUE
                       ^C = PROGRAM EXIT
<ro>= RUBOUT
?
? IH
----RTC test----
IO = RTC SCALERS test
II = RTC set
I2 = RTC read
I- = FULL TEST
?
```

```
CBO-E-K-D-S-O-M-L-F-N-C-R-G-A-T-I-U-
    U2 = ALL 9400-1 INTERACT, tests ONLY
         CBS4C2E4NON1N2BB
    J3 = ALL FULL 9400 INTERACT. tests
         CBS4C1F1F2F3F4R3R4G0E4I1N1N2BB
    J4 = J1 & J2 FULL SAMPLE MOTHER CARD test
         CBQ-E-K-D-S-C-M-L-P-N-C-R-G-A-T-I-U-
        CBS4C2E4NON1N2BR
    J5 = J1 & J3 FULL DSO tests (CS)
        CBQ-E-K-D-S-O-M-L-F-N-C-R-G-A-T-I-U-
        CBS4C1P1P2P3P4R3R4G0E4I1N1N2BB
   J6 = 9401-2 CARD tests
        Q-0-1-G-
   2 KH
   ----TIMER test----
   KO = FULL TEST (80 sec test)
   K- = SHORT TEST (6 sec test for 1/16)
   ? LH
   ----MULTIPLIER test----
   LO = SIGNED DIRECT access test (380)
   Li = SIGNED INDIR write access test (380)
   L2 = SIGNED SQUARE test (36)
   L3 = UNSIGN DIRECT access test (342)
   L4 = UNSIGN INDIR write access test (342)
   L5 = UNSIGN SQUARE test (36)
   L6 = SIGNED SPEC PATTERN test (direct addr)
   L7 = UNSIGN SPEC PATTERN test (direct addr)
   L- = FULL TEST
   L8 = SIGNED LONG test (65536) take 49 min
   L9 = UNSIGN LONG test (65536) take 43 min
   ? MH
   ----MIN/MAX test----
   MO = BYTES DIRECT addr access (34)
  M1 = EYTES INDIR write addr access (4)
   M2 = WORD DIRECT addr access (74)
  M3 = WORD INDIR write addr access (4)
  M4 = RE-READ MIN/MAX (INDIR WORD format)
  M- = FULL TEST
  ?
  ?
  ?
  ? NH
  ----CALIB DAC test----
  NO = DAC calibration
  N1 = FROBE CAL DC calibration
  N2 = PROBE CAL AC test
  N3 = DAC/ADC test
  N4 = S&H crosstalk test
. ..N-. = .FULL..TEST.....
```

U1 = ALL NO INTERACT, tests

```
J- = JI LOOP for long test ≾otop loop with <.↑)
 JO = ALL tests
 J1 = ALL NO INTERACT. tests
      CBQ-E-K-D-S-O-M-L-P-N-C-R-G-A-T-I-U-
J2 = ALL 9400-1 INTERACT. tests ONLY
      CBS4C2E4NON1N2BB
J3 = ALL FULL 9400 INTERACT, tests
      CBS4C1P1P2P3P4R3R4G0E411N1N2BB
J4 = J1 & J2 FULL SAMPLE MOTHER CARD test
      CBQ-E-K-D-S-0-M-L-P-N-C-R-G-A-T-I-U-
     CBS4C2E4NON1N2BB
J5 = J1 & J3 FULL DSO tests (CS)
     CBQ-E-K-D-S-O-M-L-P-N-C-R-G-A-T-I-U-
     CBS4C1P1P2P3P4R3R4G0E4I1N1N2BB
J6 = 9401-2 CARD tests
     Q-0-I-G-
? KH
----TIMER test----
KO = FULL TEST (80 sec test)
K- = SHORT TEST (6 sec test for 1/16)
2
? LH
----MULTIPLIER test----
LO = SIGNED DIRECT access test (380)
Li = SIGNED INDIR write access test (380)
L2 = SIGNED SQUARE test (36)
L3 = UNSIGN DIRECT access test (342)
L4 = UNSIGN INDIR write access test (342)
L5 = UNSIGN SQUARE test (36)
L6 = SIGNED SPEC PATTERN test (direct addr)
L7 = UNSIGN SPEC PATTERN test (direct addr)
L- = FULL TEST
L8 = SIGNED LONG test (65536) take 49 min
L9 = UNSIGN LONG test (65536) take 43 min
? MH
----MIN/MAX test----
MO = BYTES DIRECT addr access (34)
M1 = BYTES INDIR write addr access (4)
M2 = WORD DIRECT addr access (74)
M3 = WORD INDIR write addr access (4)
M4 = RE-READ MIN/MAX (INDIR WORD format)
M- = FULL TEST
\gamma
?
2 NH
----CALIB DAC test----
NO = DAC calibration
N1 = PROBE CAL DC calibration
N2 = PROBE CAL AC test
NB = DAC/ADC test
NA - 4914 margarist + 30+
```

```
Sk - COOO and fift test
Of = ALDRESS test (address to address)
02 = 55, aa, 99 and 66 shifted test (4 pass)
03 = 0001 and fffe shifted test (32 pass)
04 = BYTE test (00ff and ff00)
0- = FULL TEST
? PH
----DISPLAY test----
PO = DISPLAY PAGES test
P1 = DISPLAY SCREEN SIZE and INTENSITY calibr
P2 = DISPLAY VECTOR'S LENGTH calibr
P3 = DISPLAY VECTORS SPEED test
P4 = DISPLAY LINAERITY test
P- = FULL TEST
2 QH
----BUS test----
QO = HALT RESET INTER & STATIC BUS test (6 cycles)
Q1 = SAMPLE CYCLES test (8 in DMA mode with 4928)
Q2 = ADDRESS BUS test (65 in DMA mode)
Q3 = DATA BUS test (38 in DMA mode)
Q- = FULL TEST
?
? RH
----RS232 PORT test----
R0 = PORT-1/2 reg test
R1 = FORT-1 LOOP BACK test (internal conn)
R2 = PORT-2 LOOP BACK test (internal conn)
R3 = PORT-1 -> PORT-1/2 test (external conn)
R4 = PORT-2 -> PORT-2/1 test (external conn)
R- = FULL TEST
R5 = R8232 FULL DUPLEX test
? SH
----STATIC RAM test----
$0 = 0000 and ffff test
Si = ADDRESS test (address to address)
S2 = 55, aa, 99 and 66 shifted test (4 pass)
S3 = 0001 and fffe shifted test (32 pass)
S4 = NON-VOLATILE test
S- = FULL TEST
?
?
?
```

transpiration of the property 
```
? TH
----TDC test----
T- = TDC RESPONSE test
? UH
----CFU test----
UO = SAMPLE CPU CYCLES test (7 first)
U1 = BOOT CPU AND RUN test
U2 = AUTO-REBOOT test
U3 = BOOT CPU
U- = FULL TEST
2
2 V
 W h000000-h07ffff = EPROM
 - h0S0000-h17ffff = reserved
U&L h180000-h18ffff = GPIE,RTC (& FLPY DISK)
 W h190000-h19ffff = TIMEBASE
W/L h1a0000-h1affff = FRONT PANEL & INPUT COUPL
 U h1b0000-h1bffff = RS-232C 1 & 2
W B h1c0000-h1cffff = MULTIPLIER & MIN/MAX
w L hidoooo-hidffff = NON VOLATILE RAM
w L hieoooo-hieffff = DISLAY PAGE (& START ACCES RAM)
 W h1f0000-h1fffff = TIMER
W B h200000-h27ffff = DYNAMIC RAM
(W) h280000-h2fffff = reserved (h2a8xxx = 4928)
U&L h300000-h37ffff = ADC1 & ADC2
W B h380000-h3fffff = ADD RAM (on cust connect)
W B+h400000+h800000 = dir acc MULT & MIN/MAX
 W h200000-h2027fe = 1rst DISPLAY PAGE
W h202800-h204ffe = 2nd DISPLAY FAGE
 ₩ h205000-h20500e = S&H INPUT CNTR
                      int 2 = (FLPY DISK)
int 1 = FRT PAN
                      int 4 = RS - 232 - 2
int 3 = RS - 232 - 1
                      int 6 = GPIB
int 5 = TRIGGER
int 7 = TESTER (4928) 1 \rightarrow 7 incr priority
? OH
----ADD DYNAMIC RAM test----
00 = 0000 and ffff test
O1 = ADDRESS test (address to address)
02 = 55, aa, 99 and 66 shifted test (4 pass)
03 = 0001 and fffe shifted test (32 pass)
04 = BYTE test (OOff and ff00)
0- = FULL TEST
```

```
A--SAMPLE&HOLD RAM ADDR
h205000 = GAIN CH1
                      h205002 = GAIN CH2
h205004 = 0FFS CHI
                      h205006 = 0FF8 CH2
h205008 = TRIG HI LEV h20500a = TRIG LO LEV
h20500c = CAL CH(1&2) h20500e = PROBE CAL ->ADC last
 B--FRONT PANEL LEDS AND FRONT END COMMANDS (shift reg)
        BOWH COVED AC
                                       GNT
                                              DC501 LCH1
1: REM
                           GND
                                 DC:
                           GND
                                              DC503 LCH2
2: [READY TRID][OVLD AC
                                 DO
                                       GND
3:[SEQU AUTO NORM SINGL AC
                                 LFREJ HFREJ DC | 1 LTRG
4 ISPL E+SLP
               -SLPJECHAN1 CHAN2 LINE EXT
                                              E/101 LTRG
5: [TCH1\ TCH2\ TEXT\ TLIN\ TDC\ THFR\ TAC\
                                             TLF\1 CTRG
                     BWL2][EXT/1 +EDGE -EDGE --- ] CTRG
6: [PRCAC ---
               BWL1
7: EHI\50 AC\DC /1
                     710
                           7120
                                 G*8\
                                       G×4\
                                              G*2\1 CCH2
8: [HI\50 AC\DC /1
                     710
                           7120
                                 G¥8\
                                       G#4\
                                              G*2\] CCH1
**** hit (cr) to continue ****
 C--FRONT PANEL (POT&SW) and FRONT END READ (#=interr)
```

```
hia0002 # P2 DIFF CURS
h1a0000 # P1
                      hIa0006 # P2 REF CURS
h1a0004 # P1
                      hia000a # P2 TR DELAY
h1a0008 # P1
                      hla000e # P2 HOR POS
h1a000c # P1
h1a0010 # P1
                      h1a0012 # P2 VERT POS
h1a0014 # F1
                      h1a0016 # P2 VERT GAIN
hia0018 # P TRIG LEV
                      hia00ia # P VAR GAIN 2
hla001c # P OFFSET 2
                      hia00ie # P VAR GAIN 1
hia0020 # P OFFSET 1
                      h1a0022 # P INTENSITY
h1a0024 # P GRID INT
                      h1a0026 # OVLD 2
h1a0028 # OVLD 1
                      hia002a # TRIG LEV
hia002c # TEMP
                      h1a002e # PRCAL/DAC(last)
h1a0030 = TIME/DIV
                    hla0032 = TIME MAG
h1a0034 = VOLT/DIV 2
                      h1a0032 = VOLT/DIV 1
h1a0038 < ZERO SLOPE C1CP- C1CP+ C2CP- C2CP+
           TRSC- TRSC+ TRCF- TRCP+ TRMD- TRMD+ >
hla003a < spare --- --- INSPL RESET
           BOWH 2GRID CUMKR CUTME CUVLT CUTRK >
              ___
                     SELCT REDEF CHAN2 CHAN1
           F-FCT E-FCT D-MEM C-MEM B-EXP A-EXP >
hia003e < SCDMP spare STORE SK-9 SK-8 SK-7
           SK-6 SK-5 SK-4 SK-3 SK-2 SK-1 >
```

٠,

?

```
---- DSO DEBUGGER--
ΥÞ
Ϋ́
(,) opu halt
                    (\) no print error (/) no print all
(:) no stop error (;) no run error (.) no test loop
Y?
Y?
В
              =BOOT OFU
               =CLEAR (reset)
G haaa
              =GO CPU
D haaa
               =DISPLAY (a)->v
S haaa hyv
               =SET
                       (a) v->v (verify)
R haaa hnn
               =READ
                       (a)++->∨ (n time)
W haaa hvv hnn =WRITE
                       v\rightarrow (a)++ (n time)
P haaa
              =PUT
                       a->(a)-- (to ha00)
I haaa hvv
              =INSERT sv->(a)-- (to haco)
               =VERIFY (after P or I option)
Ε
              =EXECUTE CPU SINGLE CYCLE
T
              =TRACE CPU (list)
A hvv haaa
              =AT VALUE / addr STOP CPU
L
              =LINES STATUS
F hn
              =FORMAT BYTE / WORD / DMA hold
χ
              =FLAG status
haaa =ADDRESS (6dig hex)
                          hvv =DATA (4dig hex)
hnn =NB CYCLE (4dig hex) =0 LOOP <0 SPEC option
Y?
? Y
----DSO DEBUGGER----
```

```
Y?
Y?
Υ?
Y?
Υ?
Y?
Y?
Υ?
Υ?
Υ?
Y2
Y?
Y?
Υ?
Y?
Υ?
Y?
```

Y? Υ? Y 7 Υ? Ϋ́ Y? ΥĒ γ,

Y? Υ?

```
Y?
Y^
Y?
(,) opu halt
                        (\) no print error
                                              (/) no print all
                        (;) no run error
                                              (.) no test loop
 (:) no stop error
· , ...
YΣ
Y?
TRACE RUNNING CPU ((sp) or new option)
(h000000) h0022 RsW Prom
(h000002) h0000 RsW Prom
(h000004) h0000 RsW Prom
(h000006) h0150 RsW Prom
(h000150) h4e71 RsW Prom
(h000152) h207c RsW Prom
(h000154) h0000 RsW Prom
(h000156) h0172 RsW Prom
(h000158) h227c RsW Prom
(h00015a) h0020 RsW Prom
(h00015c) h5010 RsW Prom
(h00015e) h203c RsW Prom
(h000160) h0000 RsW Prom
(h000162) h0004 RsW Prom
(h000164) h5380 RsW Prom
(h000166) h32d8 RsW Prom
(h000168) h51c8 RsW Prom
(h000172) h4ef9 RsW Prom
(h205010) h4ef9 W W DRam
(h00016a) hfffc RsW From
(h000166) h32d8 RsW Prom
(h000168) h51c8 RsW From
(h000174) h0000 RsW Prom
(h205012) h0000 W W DRam
(h00016a) hfffc RsW From
(h000166) h32d8 RsW Prom
(h000168) h51c8 RsW Prom
(h000176) h01e0 RsW Prom
(h205014) h01e0 W W DRam
(h00016a) hfffc RsW From
(h000166) h32d8 RsW Prom
?
7
7
?
```

???

???????

2 JH

- J- = J1 LOOP for long test (stop loop with 4.4)
- JO = ALL tests
- J1 = ALL NO INTERACT. tests CBQ-E-K-D-S-O-M-L-F-N-C-R-G-A-T-I-U-
- J2 = ALL 9400-1 INTERACT. tests ONLY CBS4C2E4N0N1N2BB
- J3 = ALL FULL 9400 INTERACT. tests CBS4C1P1P2P3P4R3R4G0E4I1N1N2BB
- J4 = J1 & J2 FULL SAMPLE MOTHER CARD test CBQ-E-K-D-S-O-M-L-P-N-C-R-G-A-T-I-U-CBS4C2E4N0N1N2BB
- J5 = J1 & J3 FULL DSO tests (CS) CBQ-E-K-D-S-Q-M-L-P-N-C-R-G-A-T-I-U-CBS4C1P1P2P3P4R3R4G0E4I1N1N2BB
- J6 = 9401-2 CARD tests Q-0-1-G-

?????????????

```
Y ?
γ2
                                              (/) no print all
 (,) opu halt
                        (N) no print error
                        (;) no run error
 (:) no stop error
                                              (.) no test loop
Y?
Y?
TRACE RUNNING CPU ((sp) or new option)
(h000000) h0022 RsW From
(h000002) h0000 RsW Prom
(h000004) h0000 RsW Prom
(h000006) h0150 RsW Prom
(h000150) h4e71 RsW From
(h000152) h207c RsW Prom
(h000154) h0000 RsW Prom
(h000156) h0172 RsW Prom
(h000158) h227c RsW Prom
(h00015a) h0020 RsW Prom
(h00015c) h5010 RsW Prom
(h00015e) h203c RsW Prom
(h000160) h0000 RsW Prom
(h000162) h0004 RsW Prom
(h000164) h5380 RsW Prom
(h000166) h32d8 RsW Prom
(h000168) h51c8 RsW Prom
(h000172) h4ef9 RsW Prom
(h205010) h4ef9 W W DRam
(h00016a) hfffc RsW Prom
(h000166) h32d8 RsW Prom
(h000168) h51c8 RsW Prom
(h000174) h0000 RsW Prom
(h205012) h0000 W W DRam
(h00016a) hfffc RsW Prom
(h000166) h32d8 RsW Prom
(h000168) h51c8 RsW Prom
(h000176) h01e0 RsW Prom
(h205014) h01e0 W W DRam
(h00016a) hfffc RsW Prom
(h000166) h32d8 RsW Prom
?
?
?
```

#### CHAPTER 4

# CABLES AND CONNECTORS IN THE 9400

# Table of Contents

4.	1	T	n	t	r	വ	11	10	t	i	n	n
4.	<u>.</u>	_1	ı.	ι	T.	Vί	Įι	ب ا	Ļ	1	v	Į.

- 4.2 Warning
- 4.3 List of Cables

4.1 This section is a compilation of data for the cables and connectors used in the 9400 DSO. For information on the part numbers and further information use Chapter 6. The positions of the cables are shown in the diagrams accompanying Chapter 4.

## 4.2 Warning

- Do not remove any connector while the scope is under power, unless you are sure that this action will not cause damage.
- Do not insert any connector while the scope is under power, unless you are sure that this action will not cause damage.
- Some cables carry high voltages when the DSO is under power. These voltages may persist after the DSO has been switched off, and therefore great care is needed when handling these cables. (5.3)
- Some connectors are very firmly seated, for example the small coaxial SMB connectors linking the ADC and TDC boards to the 9400-1. These should never be removed by pulling the cables.
- Removal of certain cables when the scope is running will cause damage, for example the cables from the 9400-2 to the deflection yoke. If the deflection current is lost in one direction, the trace becomes a brilliant line; if both deflections are lost, the resulting brilliant point will probably damage the phosphor irretrievably.

# 4.3 List of Cables Used in the LeCroy 9400 DS0

The following list is of cables with a connector at each end.

Title	Function	From	То	Cable	Connector
Н6	Panel control	9400-1	9400-5	34 ribbon	34 IDC 2-row


The following list is of cables which are anchored at one end.


Title	Function	Fixed	Free	Cable	Connector
	Line power	9400-9B	9400-9A	4	12 brown
	Line power	9400-9B	F.P. Sw	4	4 spade
	DC power	9400-9A	9400-2	3	3 brown
	DC power	9400-9A	9400-1	6	6 brown
	Ground link	9400-9B	9400-1	1 black	1 spade
	50 Hz+battery	9400-9B	9400-1	7 black	12 2-row
	CRT services	9400-7	9400-2	7	8 1-row
H3	X deflection	Yoke	9400-2	2 rd/blu	3 1-row
H3	Y deflection	Yoke	9400-2	2 yl/grn	3 1-row
H4	GPIB data	Back	9400-1	ribbon	26 2-row
H5	GPIB data	Back	9400-1	ribbon	16 2-row
	RS232 comms	Back	9400-1	8 color	8 2-row
	RS232 plotter	Back	9400-1	8 color	8 2-row

The following list is of cables which are anchored at both ends.


Title Function From To Cable

Battery current Battery 9400-9B 4 wires








Part of twisted pair with opposing pins to be grounded near termination of otter wire



9400-2 DISPLAY BOARD







9400-7 CRT BOARD

## Connections in order:

600 V

60 V

+15 V

-15 V

Z

ZC

## CHAPTER 5

## ASSEMBLY AND DISASSEMBLY

## Table of Contents

5.0	Notes on Mechanical Assemblies
5.1	9400-1 Main Board
5.2	9400-2 Display Board
5.3	9400-3 ADC Boards
5.4	9400-4 TDC Board
5.5	9400-5 Front Panel Board
5.6	9400-6 GPIB Board
5.7	9400-7 CRT Board
5.8	9400-8 Clock Bus
5.9	9400-9A Power Board
5.10	9400-9B Power Board
5.11	9401-1 Power supplies
5.12	9401-2 DMA Board
5.20	9400 DSO Back Panel
5.21	Low Voltage Power Supplies
5.22	Cathode Ray Tube
5.23	Changing EROMS

## CHAPTER 5

## ASSEMBLY AND DISASSEMBLY

## Table of Figures

5.0.0 5.0.1 5.0.2	Disassembly Diagram Side View of 9400 DSO, Covers on Internal Plan View of DSO, Showing Location of Boards
5.1.1 5.1.2 5.1.3 5.1.4	Plan of 9400-1 Board, Component Side Plan of 9400-1 Board, Underside Right Side View of 9400, Covers Off Front End Shield Assembly
5.2.1 5.2.2	Left Side View of 9400, Covers Off Cables of 9400-2 Display Board
5.3.1	Cables of 9400-3 ADC Boards
5.4.1	Cables of 9400-4 TDC Boards
5.5.1	9400-5 Front Panel Board, Rear View
5.6.1	Cables of 9400-6 GPIB Board
5.7.1	9400-7 CRT Board, Component Side
5 9 1	9400-94 Power Supply Board. Front View

#### WARNING


Before removing any parts from the LeCroy 9400 DSO be sure to read carefully the instructions referring to those parts, noting any precautions needed to avoid problems caused by mechanical behavior, static electricity, high voltage supplies, etc.

The 9400 DSO is built in a proprietary case which provides a sturdy mechanical support and electromagnetic screening, as well as providing good access to the boards.

Some parts are fitted with springs, while others, such as the PCB retaining bar, <5.0.2> may be slightly stressed. In either case, care is needed while disassembling, because screws, nuts, washers or springs which get lost in the DSO can be hard to retrieve.

### ASSEMBLY and DISASSEMBLY

Disassembly procedure. Any board can be removed only if any items higher in the diagram, and connected by a solid line, are already out. The reassembly procedure is the inverse of the disassembly procedure.



#### 5.0.1 Removal of Covers


The top and bottom covers are each secured by four plated screws, <5.0.1.A> for which a suitable large driver is needed. To remove the bottom cover turn the handle to the forward position <5.0.1>. In removing and storing the covers and when working on the DSO care should be taken to avoid any chance of chipping the external paintwork. Removal of the bottom cover gives access to the 9400-1 mother board, while removal of the top cover gives access to most of the other boards, except the 9400-9B, which is attached near the bottom of the back panel.


#### 5.0.2 Removal of the PCB Retaining Bar


This bar <5.0.2> holds the 9400-2, 9400-3, 9400-4 and 9400-6 or 9401-2 in place against the lower restraints, and it must be removed if any of these boards is to be removed. In some older DSOs the lugs on the PCBs did not penetrate far enough into the slots in the bar, resulting in a board occasionally slipping out of place. More recent bars have an extra piece rivetted on the underside. In case of trouble a new bar can be ordered, or a local modification could be done. Note that elasticity of the bar can make screws jump into the DSO when loosened. The bar is fixed with four screws and lockwashers. <5.0.2.B> <5.1.3.B>.

#### 5.0.3 Removal of the Clock Bus Board 9400-8

This is the little board at the front right of the DSO, <5.0.2> across the top of the two ADC boards and the TDC board. It is attached to the top bracket with two screws and lockwashers. <5.0.2.A> Be careful to replace it after any work on the boards, and make sure that the connectors are well aligned before pushing it home.








TOP VIEW OF 9400-1 MAIN BOARD


Figure 5.1.1



UNDERSIDE VIEW OF 9400-1 MAIN BOARD
Figure 5.1.2

#### 5.1.1 Removal of the 9400-1 Mother Board

In order to remove this board it will be necessary to remove the two covers (5.0.1) and the five boards coupled to the 9400-1, the 9400-2, two 9400-3, 9400-4, and 9400-6 or 9401-2. (5.2, 5.3, 5.4, 5.6 or 5.12) The DSO should be stood on its back panel with the screen at the top. Once the four boards are out, the ten screws, <5.1.2.A> can be removed, followed by the two at the right side of the DSO which hold the frontend heat sink to the case. <5.1.3.A> Next, the heat sink must be removed from the frontend, by removing two screws <5.1.1.F> taking care to retain the two springs and the washers. The springs are needed to maintain good contact between the heat sink and the hybrids. The heat sink can then be removed. Disconnect the RS232 cable <5.1.1.B> and the front panel cable <5.1.1.A> from the top of the 9400-1. Later DSOs do not have springs.



RIGHT SIDE VIEW OF 9400, COVERS OFF

Figure 5.1.3


The 9400-1 is now free from the case, but is trapped by the three BNC connectors and the two probe calibrator terminals at the front, and by the power connector at the back. With care, the back of the board can be eased toward the front of the DSO until the power connector just clears the lip of the case, enabling the back edge of the board to be pulled out sufficiently to enable the three cables <5.1.1.C+D+E> at the rear of the board to be disconnected. The board can now be lowered, freeing the three BNC connectors and the calibration terminals from the front panel. With great care, the 9400-1 can be removed without disturbing the 9400-2, but this should be done only by LeCroy personnel who are familiar with the DSO. In such a case replacement needs to be done with care also, to ensure correct alignment of the long connector between the 9400-1 and -2 boards.


## 5.1.2 Replacement of the 9400-1 Main Board

The replacement procedure is the reverse of the removal procedure. Stand the DSO on its back. Care should be taken to use a suitable quantity of heat sink compound between the hybrid and sink, and between sink and case. It is very important when installing the heat sink to lift the two frontend hybrids (HVV), almost out of the Berg connectors, so that the heat sink can exert pressure on them when it is replaced.

Replace the RS232-C connector. Offer up the board to the case, and poke the three BNC sockets and the probe calibrator terminals through the holes on the front panel. Then attach the three cables at the back of the board. Next, carefully flex the board enough to lift the large brown connector over the lip of the case. If you left the 9400-2 in place, very carefully push home the 9400-1 so that the connectors mate correctly, remembering that the pins are easy to bend. At this stage you should be able to push the board into its final position and to insert the 10 retaining screws.

At this point the frontend heat sink should be attached. Push it into place and press it down until you can just attach the nuts or screws (depending on the ECO), which hold it to the board. Do not push too far, let the tightening of the nuts do it for you. Finally, screw the heat to the case.






#### 5.2.1 Removal of the 9400-2 Display Board

The 9400-2 display board is situated along the left side of the DSO.  $\langle 5.0.2 \rangle$  To remove it, first remove the top cover (5.0.1) and the PCB retaining bar (5.0.2). There are several cables connected to the 9400-2; their positions can be seen in  $\langle 5.2.1 \rangle$ .

- Remove the two cables which lead to the deflection yoke.
- Remove the cable which leads to the 9400-7 board on the end of the CRT. Take care; this power cable carries 600 volts, with an impedance low enough to cause a very unpleasant electric shock, the effect of which may make you hit some part of the DSO.
- Remove the power cable with the brown connector.
- Remove the EHT plug from the receptacle at the right side of the CRT, taking great care not to touch the metal. On no account allow the free end of the cable to get near any circuits. Touch the free end of the cable to an unpainted part of the case, for at least one second, and repeat until no spark is seen or heard. This ensures that even if the discharge is oscillatory, no significant charge remains. The CRT must be discharged similarly, using a wire or a tool which is first placed on the case, and only then placed on the CRT receptacle. Note that the EHT voltage is 11 kV; a shock at this level can be serious, especially if you have one hand on the chassis and one on the EHT. The usual rule holds good use one hand only.

The four screws  $\langle 5.2.2.A \rangle$  which secure the 9400-2 to the case can now be removed, and the board can now be removed vertically from the DSO, making sure that the EHT cable is kept away from PCBs, as some charge may remain.



#### 5.2.2 Replacement of the 9400-2 Display Board

The procedure is the reverse of the removal procedure. The same precautions against high voltage are needed. It is a good idea again to ensure that both CRT and board are discharged. A convenient ground point on the 9400-2 is the top of the large resistor at the top left of the board, seen from the component side. Before fitting the top two screws, make sure that a suitable amount of heat sink compound is present. It is easier to install the CRT focus/brightness cable if the 9400-7 is first removed from the base of the CRT, and is put back on the CRT after the black plug has been installed on the 9400-7.

#### 5.3.1 Removal of the 9400-3 ADC Boards

The 9400-3 ADC boards are situated parallel to the right side of the DSO. <5.0.2> The left one is for Channel 1; the right for Channel 2. To remove either board requires removal of the PCB retaining bar. (5.0.2) In order to remove ADC board 2 it is necessary to remove ADC board 1 first. The clock bus board, 9400-8, must also be removed. (5.0.3)

Before an ADC board can be taken out, its signal input cable must be removed from the 9400-1, which needs care, as the SMB connector is seated firmly. On no account must the cable itself be pulled. On the back of each ADC board is a rather bulky delay line. Make sure that in lifting out the board that this coil does not foul any parts on the next board to the right, especially the small coaxial cables.

#### 5.3.2 Replacement of the 9400-3 ADC Boards

This is a straightforward reversal of the removal procedure, requiring care in placement of cables and insertion of the card into the large socket at the back of the 9400-1; it is rather easy to bend pins if there is a misalignment. Do not forget to replace the clock bus; without it there will be no results.

## 5.4.1 Removal of the 9400-4 TDC Board

Removal of this board must be preceded by removal of the PCB restraining bar (5.0.2), 9400-8, (5.8) and both 9400-3 (5.3). The next step is the careful removal of both SMB plugs from the 9400-1, not by pulling the cables, but by pulling the plugs, which can be quite firmly seated. The board can be lifted out vertically. Make sure that while a board is being examined, repaired or stored, the two coaxial cables do not get damaged.

## 5.4.2 Replacement of 9400-4 TDC Board

The replacement is straight forward, the only requirements being careful alignment of the main connector, and correct connection of the two SMA plugs into the correct sockets. Place the two coaxial cables in a way which will cause the least disturbance when the neighboring ADC board is inserted. The two cables on the 9400-4 board are labeled POS and NEG, and they should be plugged into POS and NEG respectively on the 9400-1. Do not forget the 9400-8 board. If you do not put it back you get no waveforms on the screen.

### 5.5.1 Removal of the 9400-5 Front Panel Board


In order to remove this board first remove both covers. (5.0.1) Next remove the ribbon cable from the 9400-5 board. <5.5.1.D> Now remove the four nuts at the corners of the front panel. <5.5.1.A> Remove four spade terminals <5.5.1.E> from the power switch, making sure that they can be put back in the correct positions. The front panel assembly can now be removed from the DSO. If any parts need to be changed on the main front panel board, 9400-5A, they must be separated from the panel. All the rotary knobs must be removed, which means taking off all the caps (careful, soft plastic) and loosening the nuts. Then the twelve screws with lock washers can be removed, <5.5.1.B> which frees the board. Rotary controls are fixed with a nut and washers: push buttons are fixed by soldering the terminals. The plastic parts are easily damaged by heat. When replacing a push button, take great care to achieve good alignment, to avoid sticking when the button is used.

Note that the LEDs are graded before assembly into three colors, to achieve a uniform appearance. The LEDs are yellow, and they are graded into greenish yellow, yellow, and orange-yellow. These are referred to as "green", "yellow" and "orange" for convenience. The replacement should match the rest. If the available replacement does not match, take a single LED from as far from the others as possible, e.g., "REMOTE" or "INTERLEAVED SAMPLING ON", and use it as the replacement. The poorly matching one then becomes the singleton. Never put a poorly matched LED in a group - it will look obviously wrong.

To change the fine gain potentiometers, remove the 9400-5B by undoing the four screws. <5.5.1.C>

## 5.5.2 Replacement of the 9400-5 Board

The replacement procedure is the reverse of the removal procedure. Take great care when fitting the 9400-5A to the panel that each push button is free to move in and out to the full extent of its travel.



### 5.6.1 Removal of the 9400-6 GPIB board


Remove the PCB retaining bar (5.0.2) and then detach the two ribbon cables from the 9400-6 board. They are of different sizes. Note the orientation - they are both color coded. The larger cable has line 1 at the top, while the smaller has line 1 at the bottom. The GPIB board can now be removed. Note that on a few 9400 DSOs the units were supplied with wrongly color coded or wrongly polarized cables. The best procedure is write down the orientation of each cable and to put it back in the original position.

## 5.6.2 Replacement of the 9400-6 Board

Simply reverse the procedure of 5.6.1.

#### 5.7 Removal and Replacement of the 9400-7 CRT Board

Ease the board carefully towards the back of the DSO, until it is free. Detach its cable from the 9400-2 board. In some cases it may be easier if the power cable from the 9400-9A to the 9400-2 is previously detached.



### 5.8 Removal and Replacement of the 9400-8 Clock Bus

This is very simple, requiring only that care be taken in alignment of the connector pins when reassembling the board.

#### 5.9 9400-9A and 9400-9B Power Supply Boards

These two boards cannot be simply removed. For information on the 9400-9A see (5.21) and for 9400-9B see (5.20).

## 5.12 Removal and Replacement of 9401-2 GPIB and Memory Board

This board is fitted in later 9400 DSOs in the position previously occupied by the 9400-6 GPIB board. The procedures for the 9401-6 are the same as for the 9400-B. (5.6)

#### 5.20 Removal of the Low Voltage Power Supplies

#### 5.20.1 Removal of the Block of Four

The four main DC power supplies of the 9400 DSO are situated on the left side of the back panel, and behind the 9400-9A board. <5.0.2> They should be removed only as a block of four, after which they can be dealt with individually as required.

Remove the line power cable from the 9400-9A, noting its position. Remove the power cable from the 9400-2,  $\langle 5.2.1 \rangle$  so that it is connected only to the 9400-9A. There is still one cable connected to the 9400-9A on the other side, but it cannot yet be moved.

Remove the lower set of four countersunk screws <5.21.1.A> from the back panel, and the outer two upper screws <5.21.1.B>. Now, holding the front of the 9400-9A and the block of power supplies very carefully, so that they do not hit the CRT or the 9400-1 board, remove the last two screws <5.21.1.C> from the back panel. It should now be possible to lift the power supplies up enough to reach underneath and pull out the power connector from the 9400-1. <5.1.1.D> The power supply block is now completely free from the 9400 DSO.


## 5.20.2 Replacement of Power Supplies

Simply reverse the procedure of 5.20.1.

### 5.20.3 Removing an Individual Power Supply

Remove the block of power supplies (5.20.1).

Each power supply is held to the 9400-9A by two latches, <5.20.1>, which can be released by taking out the two screws.



REMOVING ONE POWER SUPPLY


#### 5.21 Removing the Back Panel

This can be done without removing the block of low voltage power supplies, but because of the constraint caused by the power cable to the front panel, it is difficult.

Remove the power supplies (5.20). Remove the cables connecting the back panel to the 9400-1:

- RS232 <5.1.1B>
- groundlink <5.1.1.C>
- AC link <5.1.1.E>
- GPIB <5.6.1.A> <5.6.1.B>

Remove the four screws running through the black feet at the corners of the back panel <5.21.1.D>. Remembering that there is a power cable connecting the back panel to the case at the lower left corner, as viewed from the back, ease out the back panel from the case.



BACK PANEL

Figure 5.21.1

When exchanging individual power modules it may be found that the new unit has no nuts on the rear flange for attachment to the back panel. In such a case the two nuts should be removed from the recesses in the old unit an placed carefully into the new unit. The nuts have a tendency to fall inside the power unit. Difficulty may be experienced in inserting the nuts because of fouling by the nuts which hold the cover on the power module. In such a case rotate the screw and nut to minimize the interference. The nuts should be held in the recesses with Loctite, nail varnish, or quick drying paint. When the block of power supplies is reassembled to the back panel, the eight screws <5.21.1.ABC> should be inserted gingerly to avoid pushing out the nuts from their sockets.

When attempting to insert the small black latches which hold the power modules to the 9400-9A some interference may be found from a green/yellow wire or a ceramic capacitor. In both cases the offending item may be moved aside with care.

#### 5.22.1 Removal of Cathode Ray Tube

Remove the following:

- (5.0.1) Top cover of 9400
- (5.0.2) PCB retaining bar
- (5.7) 9400-7 CRT board
- (5.2.1) 9400-2 display board
- (5.5.1) 9400-5 front panel assembly

At this stage the cathode ray tube should have been discharged, but a final check just before removal can do no harm.

The tube can now, with care, be removed without any other boards having to be moved. Take off the long helical grounding spring which runs diagonally across the back of the bulb. With a suitable nut driver, remove the nut at each corner of the tube at the front of the frame. Make sure the stud and nut at the back are not lost in the DSO. Hold the CRT very carefully as the the studs are withdrawn, or place soft padding under it. Withdraw the CRT forward out of the frame.


#### 5.22.2 Replacement of Cathode Ray Tube

Before fitting a new tube, it is well to connect the EHT receptacle to the conductive coating, in case a charge has built up.

This proceeds exactly as the removal process in reverse. The fitting of the grounding spring, under the neck, away from the EHT lead, is essential, to prevent the outer conductive coating acquiring charge and then discharging to the logic circuits. The coating also forms the ground electrode of a smoothing capacitor.

## 5.23 Changing EPROMs

These are on the top side of the 9400-1 board, and access is possible only by removing the power supply block (5.20). The EPROM positions and jumpers are shown in  $\langle 5.23.1 \rangle$  and  $\langle 5.23.2 \rangle$ . The EPROMs can be removed using an IC extractor. The usual precautions against static electricity are required. The EPROMs can be 64, 128, or 256 K types. The diagram shows how to jumper each type.



PARTS LISTS FOR THE 9400 AND 9400A

KFG,RE,290,2 LeCros SA MANUFACTURING MANAGEMENT DATABASE 999 16-HAY-1989 09:50

FILL OF MATERIALS REPORT  DATABASE: 999

REQUESTER: BRUNG\_K

PAGE NO: 1

## SORTED BY ASSEMBLY PART NUMBER: ITEM NUMBER AS OF 16/05/89

CLASS CODE: 1

FINISHED GOODS-MANUFACTURED

PART: 9400A/6

DESC: FINAL ASSEMB	LY 9400A/G UOH: EA S	Li A	REV: A	ST	OTY PER	YIELD	EFFECTIV	INACTIVE	
COMPONENT PART	DESCRIPTION	RV	NUMBR SC	UK	ASSEMBLY	FACTR	DATE	DATE	REFERENCE INFORMATION
19400	LOOSE PARTS N9400		1 R	EA	1.00	1.000	00/00/00	99/99/99	
79400-1	COMPLETED BOARD F9400-1		2 R	ΕÁ	1.00	1.000	00/00/00	99/99/99	
79400-2	COMPLETED BOARD F9400-2	A	3 R	EΑ	1.00	1.000	00/00/00	99/99/99	
/9400-3A	VARIANT SUB'Y V9400-3A		4 R	EÁ	2.00	1,000	00/00/00	99/99/99	
19400-4	VARIANT SUB'Y V9400-4		5 R	ΕA	1.00	1.000	00/00/00	99/99/99	
9400A-51	COMPLETED BOARD F9400A-51		6 R	ΕA	1.00	1.000	00/00/00	99/99/99	_
7400-7	COMPLETED BOARD F9400-7		7 R	EΑ	1.00	1,000	00/00/00	99/99/99	
9400-8	COMPLETED BOARD F9400-8		8 R	ĒΑ	1.00	1,000	00/00/00	99/99/99	
9400-9/115V	COMPLETED BOARD F9400-9/115V		9 R	ΕA	0.40	1+000	00/00/00	99/99/99	
9400-9/2200	COMPLETED BOARD F9400-9/220V		10 R	ΕA	0.40	1.000	00/00/00	99/99/99	
9401-2	COMPLETED BOARD F9401-2		11 R	ΕA	0.25	1,000	00/00/00	99/79/99	
9401-2/1	COMPLETED BOARD F9401-2/1		12 R	ΕA	0.75	1.000	00/00/00	99/99/99	
400AMS02A	FINAL ASSEMBLY MS02A		13 R	ΕA	1.00	1.000	00/00/00	99/99/99	
400AMS02B	FINAL ASSEMBLY MS02B	B	14 R	ΕA	1.00	1.000	00/00/00	99/99/99	
CCESSORIES-9400A	ACCESSORIES FOR 9400A		15 R	ΕA	1,00	1.000	00/00/00	99/77/99	

16-MAY-1989 09137

#### INDENTED BILL OF MATERIALS

### SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS OF 16/05/69

CLASS CODE: 2 ... SUBASSEMBLIES

PART: M9400

DESC: LOOSE PARTS M9400

UOM; EA SC! R REV:

COMPONENT PART	DESCRIPTION	RU	NUMBR	SC	U₩	OTY PER ASSEMBLY	FACTR	TC SEQ	OFFSET LEAD TIME	DATE	INACTIVE DATE
1234567890123456789012345 321220009	CRT ORANGE 90 DEG DEFL 9'						1.000			00/00/00	
321220007 377051005	LAREL 'DANGERONLY'						1,000			00/00/00	
411261001	SWITCH ROCKER DEST		7		EA		1.000			00/00/00	
485000060	GRONHET 4.8MM ID/10.2 OD						1.000			00/00/00	
512021867	BRACKET RIGHT ANGLE SMALL						1.000			00/00/00	
530010024			6				1,000			00/00/00	
530301005	HANDLE (U-SHAPE)		7	, p	FΔ	1.00	1.000			00/00/00	
530410001	CARD GUIDE NON METALLIC		8	ŗ.	FA	4.00	1.000			00/00/00	
544310001	SPRING EXT TYPE 190 MM		9	p.	FΔ	1.00	1,000			00/00/00	
550430104	SCREW CYL HD PHIL M3X4		10	ŗ.	FA	8.00	1,000			00/00/00	
550430106	SCREW CYL HD PHIL M3X6		11	p	FΑ	14.00	1.000			00/00/00	
550430108	SCREU CYL HR PHTL MXXR		12				1,000			00/00/00	
550430114	SCREW CYL HD PHIL MXX14		13				1.000			00/00/00	
550440108	SCREW CYL HD PHIL M3X8 SCREW CYL HD PHIL M3X14 SCREW CYL HD PHIL M4X8		14				1.000			00/00/00	
550440110	SCREW CYL HD PHIL M4X10		15				1.000			00/00/00	
550440416	CYL INT HEX M4X16		16				1.000			00/00/00	
550440640	SCREW OVAL HD PHIL M4X40						1.000		-	00/00/00	
550440708	SCREW LARGE HEAD MAX8		18				1.000			00/00/00	
550450108	SCREW CYL HD PHIL M5X8						1.000		. (	00/00/00	99/99/99
551430300	WASHER SHAKEPROOF M3		20				1,000		(	00/00/00	99/99/99
551430301	WASHER SHAKEPROOF LGE M3						1.000	10		00/00/00	
551440300	WASHER SHAKEPROOF M4		22				1.000			00/00/00	
551440301	WASHER SHAKEPROOF LGE M4						1.000	10		00/00/00	
551440501	WASHER FLAT (SPRING) H4		24				1.000			00/00/00	
551450300	WASHER SHAKEPRUOF M5		25				1,000			00/00/00	
552430300	NUT OPEN-END ACORN M3		26				1,000			00/00/00	•
552440100	NUT HEX H4		27				1.000			00/00/00	99/99/99
552450400	NUT SHAKEPROOF HEX MS		28				1,000			00/00/00	
553230112	SPACER HEX M3X12MM		29				1.000			00/00/00	99/99/99
554040901	NUT GUIDE FOR 554440101		30	P	ΕA	12,00	1,000	10	(	00/00/00	99/99/99
554440101	NUT SQUARE H4		31				1.000	10	. (	00/00/00	99/99/99
554440201	GND WASHER FOR 554440101		32	F	ΕA	3.00	1,000	10	{	00/00/00	99/99/99
554440202	FLAT WASHER M4		33	P	ΕĄ	4,00	1.000	10	i (	00/00/00	99/99/99
594120003	TIEWRAP		34				1.000			00/00/00	
709400000	DSO COMPLETED BOX		35	H	ĒΑ	1.00	1.000	10	) (	00/00/00	99/99/99
709400005	DISPLAY SUPPORT 9400		36	B	ĒΑ	1.00	1.000	10	. (	00/00/00	99/99/99
709400011	MOTHER CARD SUPPORT		37	F	ΕA	1+00	1.000	10	1	00/00/00	99/99/99
709400041	SUPPORT ANGLE BRACKET		38	В	ΕÁ	2.00	1,000	10	+ (	00/00/00	99/99/99
709400061	POWER SUPPLY SUPPORT		39	B	ΕA	1.00	1.000	10	) (	00/00/00	99/99/99
709400065	SPRING CONTACT		40	Ī	ΕA	1.00	1.000	i 10	i (	00/00/00	99/99/99
709400071	REAR PANEL FOOT	À	41	Ħ	EΑ	4,00	1.000	10	)	00/00/00	99/99/99
709400151	HEAT SINK FOR HVV 200		142	₿	ΕA	1.00	1.000	10	;	00/00/00	99/99/99
709450071	NEOPREHE WASHER	A	43	R	ΕA	4.00	1,000	) 10	)	0.00/00/00	99/99/99
780161135	FRONT PANEL CABLE		44	P	ΕA	1.00	1,000	10	)	00/00/00	99/99/99
300090001	DEFLECTION YOKE		46	F	ΕA	1.00	1.000	) (	)	0 02/05/89	99/99/95
455020001	CONNECTOR PIH (FEMALE)		47	F.	ΕŔ	4,00	1.000	; (	)	0 02/05/89	99/99/9
455121003	CONHECTOR HOUSING 3		48	f	ΕA	2.00	1.000	<u>)</u> (	Ĵ	9 (2 <mark>/05/8</mark> 9	99/99/99
455950002	CLAMP WITH STRAIN RELIEF		49	P	ΕA	2.00	1.000	) (	)	0 02/05/89	99/99/99
594120003	TIEWRAP		50	P	EF	2.00	1.00	) (	0	0 02/05/89	99/99/99

16-MAY-1989 09:41

## INDENTED BILL OF MATERIALS

# SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS OF 16/05/89

CLASS CODE: SUBASSEMBLIES PART: F9400-1

DESC: COMPLETED BOARD F9400-1

UOM: EA SC: R REV:

ROUTE OFFSET ITEM STATY PER YIELD TO LEAD EFFECTIV INACTIVE RV NUMBR SC UM ASSEMBLY FACTR SEG DESCRIPTION COMPONENT PART 1234567890123456789012345------CAP CERA DISC 100V 2.2 PF 10 0.00/00/00.99/99/99 1 P EA 2.00 1.000 102412022 2 P EA 2,00 1,000 10 0 00/00/00 99/99/99 CAP CERA BISC 100V 5.6 PF 102412056 3 P EA 2,00 1,000 10 0.00/00/00.99/99/95 102412082 CAP CERA DISC 100V 8,2 PF 10 0 00/00/00 99/99/99 4 P EA 1.00 1.000 CAP CERA DISC 100V 10 PF 102412100 5 P EA 10 0.00/00/00.99/99/99 4.00 1.000 CAP CERA DISC 100V 100PF 102412101 6 P EA 7 P EA 0 00/00/00 99/99/99 2.00 1.000 10 CAP CERA DISC 100V 12 FF 102412120 0 00/00/00 99/99/99 10 2,00 1,000 CAP CERA DISC 100V 15 PF 102412150 9 P EA 0 00/06/00 99/99/99 4.00 1.000 10 CAP CERA DISC 100V 18 PF 102412180 10 P EA 1.00 1.000 10 0 00/00/00 59/59/99 CAP CERA DISC 100V 180 PF 102412181 10 0 00/00/00 99/99/99 CAP CERA DISC 100V 22 PF 11 P EA 5.00 1.000 102412220 12 P EA CAP CERA DISC 100V 33FF 2.00 1.000 0 00/00/00 99/99/99 102412330 13 P EA 10 0 00/00/00 99/99/99 CAP CERA DISC 100V 39 PF 2,00 1,000 102412390 14 P EA 5.00 1.000 .10 0 00/00/00 99/99/33 CAP CERA DISC 100V 56 PF 102412560 0 00/00/00 99/99/99 10 15 F EA 9,00 1,000 CAP CERA DISC 100V 470 PF 102484471 16 P EA 0 00/00/00 99/99/99 10 CAP CERA DISC .0047 UF 2,00 1,000 102534472 0 00/00/00 99/99/00 CAP CERA MONO 50V .01 UF 19 F EA 170.00 1.000 10 103307103 20 P EA CAP CERA MONO 50V 2200 PF 1.00 1.000 10 0 00/00/00 99/99/99 103317222 0 00/00/00 99/99/99 CAP CERA HOND SOV .001 UF 22 P EA 2.00 1.000 10 103327102 10 0.00/00/00 99/99/99 24 P EA 45.00 1.000 CAP CERA MONO 100V .1 UF 103427104 0 00/00/00 99/99/99 25 P EA 12,00 1,000 10 CAP CERA MONO 100V 330 FF 103506331 0.00/00/00.99/99/99 26 P EA 10 CAP CERA MONO 200V 2200PF 2.00 1.000 103896222 28 P EA 10 0 00/00/00 99/99/99 CAP POLYSTYRENE .02 UF 3.00 1.000 124171203 -0-00/00/**00-99/9**9 (99 CAP POLYESTER FILM .022UF 29 P EA 2.00 1.000 10 124236223 10 0 00/00/00 99/99/99 31 P EA 3.00 1.000 CAP TANT DIP CASE 15 UF 142214156 0 00/00/00 99/99/99 32 P EA 2,00 1,000 10 CAF TANT DIP CASE 2.2 UF 142424225 0 00/00/00 99/99/99 34 P EA CAP TANT DIP CASE 6.8 UF 3.00 1.000 10 142824685 36 P EA 6.00 1.000 10 0 00/00/00 99/99/97 CAP MINI ALUM 20% 100 UF 146354107 0.00/00/00 99/99/99 37 P EA 1.00 1.000 10 CAP MINI ALUM 20% 10 UF 146424106 -6-00/00/00-**99/9**9/99 39 P EA 6.00 1.000 10 CAP MINI ALUM 20% 47 UF 146554476 40 F EA 0 00/00/00 99/99/99 CAF MINI ALUM 20% 10 UF 2,00 1,000 10 146634106 41 P EA 42 P EA 0 00/00/00 99/99/99 CAP MINI ALUM 20% 1000 UF 1.00 1.000 10 147634102 10 0 00/00/00 99/99/99 CAP VARIABLE .5 - 2.5 PF 3.00 1.000 158849009 10 0.00/60/00.99/99/99 CAP VARIABLE 1 - 5 PF 43 F EA 4,00 1,000 158849010 0 00/00/00 99/99/99 44 P EA 8.00 1.000 10 CAP VARIABLE 2.5 - 10 FF 158849011 45 F EA 2,00 1,000 0 00/00/00 99/99/99 CAP VARIABLE 5.0-15 PF 158849012 46 F EA 0.00/00/00 99/99/99 2.00 1.000 10 RES COMP 1/8W 5% 10 OHMS 161225100 0.00700700.99799799 RES COMP 1/SW 5% 100 OHMS 48 P EA 15,00 1,000 10 161225101 0.00/00/00 99/99/99 49 F EA 6.00 1.000 10 RES 1/8W 5% 1K 161225102 0 00/00/00 99/99/99 RES COMP 1/8# 5% 10 K 51 P EA 10,00 1,000 161225103 0 00/00/00 99/99/9: 52 P EA 1.00 1.000 10 RES CARBON FILM 1 MEG 161225105 0.20/00/00.99/99/79 53 P EA 10 2,65 1,000 RES CARBON FILM 1.3 K 161225132 0.00/00/00 99/99/99 5.00 1.000 10 RES COMP 1/8W 5% 15 OHMS 54 P EA 161225150 0 04/60/00 99/99/49 5,00 1,000 161225152 00/00/00 99/99/50 2,00 1,000 10 161225153 2,00 1,000 10 - G- G6760700-9979979 161225162 -0-06/00/00 **99/**97/99 16,00 1,000 10 161225181 TO SEE 100700 99799747 2.00 1.000 10 161225221 10 0.00/00/00 99/99/99 RES COMP 1/8¥ 5% 24 K - 60 P EA 1,00 1,000 161225243 - 161225302

REQUESTER: BRUNG\_K

PAGE NOT

DATABASE: 999

NFG-RE-291-2 LeCrow SA MANUFACTURING MANAGEMENT DATABASE 999 16-MAY-1989 09:41 INDENTED BILL

INDENTED RILL OF MATERIALS

DATABASE: 999

REQUESTER: BRUNO\_K

2

F'AGE NO:

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS OF 15/05/89

CLASS CONE: 2 SUBASSEMBLIES PART: F9400-1

DESC: COMPLETED BOARD F9400-1 UOM: EA SC: R REV:

COMPONENT PART 123456789012345	DESCRIPTION				OTY PER ASSEMBLY		TO	OFFSET LEAD TIME	EFFECTIV DATE	INACTIVE DATE
1234567890123456789012345	nt, orderen, som mer mer har som mag meg ger som det dem alle den Det del DET del DET dels dels dels dels dels dels dels dels	 		`					~~~~~~~	4
		52	P	EΑ	1.00	1,000	10	. (	00/00/00	99/99/99
161225390	RES COMP 1/8W 5% 39 OHMS	63	F'	EΑ	2.00	1.000	10	0	00/00/00	99/99/99
161225471	RES COMP 1/94 5% 470 OHMS	54	Þ	ΕA	4.00	1.000	10		00/00/00	99/99/99
161225510	RES COMP 1/8W 5% 51 OHMS		P			1.000	10	0	00/00/00	99/99/99
161225560	RES COMP 1/8W 5% 56 OHMS		P		1.00	1.000	10	. (	00/00/00	99/99/99
161225561	RES COMP 1/8W 5% 560 DHMS	67	F.	ΕA	2,00	1.000	10		00/00/00	
181225751			P	EΑ	1.00	1.000	10		00/00/00	99/99/99
161335102	- KES (1986 1748 36 ( K	70	þ	FΔ	36.00	1,000			00/00/00	
161335103	RES COMP 1/4W 5% 10 K	71 72 74 75 76 77	P	EΑ	3.00	1.000			00/00/00	
161335105	RES COMP 1/4W 5% 1 MEG	72	Ç.	ĒΑ	2,00	1,000			00/00/00	
161335106	RES COMP 1/4W 5% 10 MEG	74	P	ΕA	5,00	1.000			00/00/00	
161335124	RES COMP 1/4W 5% 120 K	75	P	FΑ	3.00	1.000			00/00/00	
161335131	RES COMP 1/4W 5% 130 OHMS	76	Þ	ĒΑ	1.00	1.000			00/00/00	
161335132	RES COMP 1/4W 5% 1.3 K	77	P.	ĒA	1,00	1.000			00/00/00	· · · · · · · · ·
161335155	RES COMP 1/4W 3% 1.5 MEG	78	Þ	FΑ	2.00	1,000			00/00/00	
161335181		79				1.000			00/00/00	
161335200		80		EA		1,000			00/00/00	
161335222	RES COMP 1/4W 5% 2.2 K	81		ΕA		1.000			00/00/00	
161335224		82		EA		1.000				99/99/99
161335241		63		EA		1,000			00/00/00	
161335272						1.000				
		85		EA					00/00/00	
161335273	RES COMP 1/4W 5% 27 K	86		EA		1,000			00/00/00	
161335301		87		ΕA		1.000			00/00/00	
161335303		88		EA		1.000			00/00/00	
161335331	RES COMP 1/4W 5% 330 OHMS	90	P .	EA	4.00	1.000			00/00/00	
161335391	RES COMP 1/4W 5% 390 OHMS	A.T	۲,	ŁH.	1.00	1.000			00/00/00	
161335392	RES COMP 1/4W 5% 3.9 K	92	Ψ,	EA	2+00	1.000			00/00/00	
161335395	RES COMP 1/4W 5% 3.9 MEG	73	ř.	EA	1.00	1.000			00/00/00	
161335471	RES COMP 1/4N 5% 470 OHMS	91 92 93 94 95	F	EB	1,00	1.000			00/00/00	
161335472	RES COMP 1/4W 5% 4.7 K	75	F.	EA	4+00	1.000			00/00/00	
161335473		97				1,000			00/00/00	
161335511		99				1.000			00/00/00	
161335512		101				1.000			00/00/00	
1613J5514	RES COMP 1/4W 5% 510 K	102				1.000			00/00/00	
161335561	RES COMP 1/4W 5% 560 OHMS	103		ΕA		1.000			00/00/00	
161335562	RES COMP 1/4W 5% 5.6 K	104	F	ΕA	4.00	1,000	10	(	00/00/00	99/99/99
161335683	RES COMP 1/4W 5% 68 K	106		ΕA	4,00	1.000	10		00/00/00	
161335754	RES COMP 1/4W 5% 750 K	107	<u>r.</u>	ΕA	1.00	1.000	10	i (	00/00/00	99/99/99
161335913	RES COMP 1/4W 5% 91 K	109	ρ	ΕA		1.000		) (	00/00/00	99/99/99
165245180	RES SX METAL FILM 18 OHMS	111	F.	ΕA		1.000		) (	00/00/00	99/99/99
168009389	RES PREC MPR 24 909 OHMS	112	P	ΕA	2.00	1,000	10	) (	00/00/00	99/99/99
168009493	RES PREC MPR24 11K	113	F	ΕA	2.00	1.000	10	) (	3 00/00/00	99/99/99
168009585	RES PREC MPR24 100K	115	F	ΕÀ	4.00	1.000	) 1(	) :	00/00/00	99/99/99
168009681	RES PREC MPR 24 1 MEG	116		ΕA	2.00	1,000	10	) (	00/00/00	99/99/99
168531277	RES FREC RN55D 61.9 OHMS	117		ΕA	1.00	1.000	) 1(			99/99/99(
168531297	RES PREC RM55D 100 OHMS	118	F	ΕÀ	4.00	1.000	10	) (	00/00/00	99/99/99
168531325	RES PREC RN550 196 OHMS	117	P	ΕA	6.00	1.(0)(	) 1(	)	0 00/00/00	99/99/99
168531389	RES PREC RNSSD 909 OHMS	120	F.	Εń	2.00	1.000	10	} (	00/00/00	99/99/99
168531401	RES PREC RN55D 1.21 K	121	F.	ΕÁ	1.00	1.000	) 1(	)	00/00/00	) <b>99/9</b> 9/99

INDENTED BILL OF MATERIALS

REQUESTER: BRUND\_A PAGE #0:

DATABASE: 999

### SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS OF 16/05/89

CLASS CODE: SUBASSEMBLIES PART: F9400-1

DESC: COMPLETED BOARD F9400-1

UOM: EA SC: R REV:

RESC: COMPLETED BUARD F9400-1	OBM: EA SU: K KEV:									
COMPONENT PART	DESCRIPTION	ITEM SO NUMBER SO	ST MU	QTY PER ASSEMBLY	YIELD FACTR	TN	OFFSET LEAD TIME	EFFECTIV	INACTIVE NATE	
·				~~~~~~						
168531405	RES PREC RNSSD 1.33 K RES PREC RNSSD 1.78 K RES PREC RNSSD 2.00 K RES PREC RNSSD 3.01 K RES PREC RNSSD 10.0 K RES PREC RNSSD 10.0 K RES PREC RNSSD 16.2 K RES PREC RNSSD 34.8 K RES PREC RNSSD 61.9K RES PREC RNSSD 64.9 K RES PREC RNSSD 178 K RES PREC RNSSD 178 K RES PREC RNSSD 178 K	122 P	ΞA	1.00				0.00700700	99/09/09	
168531417	RES PREC RNSSD 1.78 K	123 F	ΕA	10,00	1.000			0.00/00/00	99/79/99	
168531422	RES PREC RNSSN 2.00 K	124 F	ΕA	4.00	1.000			0.00700700	99/99/99	
168531439	RES PREC RNSSN 3.01 K	125 F	ΕÁ	6.00	1.000			0 00/00/00	99/99/99	
168531489	RES PREC RNSSD 10.0 K	126 P	ΕA	1,00	1.000			0 00/00/00	99/99/95	
168531509	RES PREC RMSSD 16.2 K	127 F	ЕÅ	1.00	1.000	10		0 00/00/00	99/99/99	
168531541	RES PREC RNSSD 34.8 K	128 P	ΕA	2.00	1.000	10		0.00/00/00	99/99/99	
168531565	RES PREC RNSSD 61.9K	129 P	ΕA	2.00	1.000	10		0 00/00/00	99/99/99	
168531567	RES PREC RN55D 64.9 K	130 P	Ef	4.00	1.000	10		0.00700700	77,797,75	
168531609	RES PREC RNSSD 178 K	131 P	ΕÁ	4.00	1.000	10		0 00/00/00	99/99/99	
168531664	RES PREC RN55D 665 K	132 P	ΕA	1.00	1+000	10	•	0.00/00/00	<b>79/9</b> 9/99	
169416473	RESISTOR DISC NTC 47 K	133 F	ΕA	1.00	1.000	10		0.00/00/00	99/99/90	
179227502	RES VARI CERMET 5K	134 F			1.000	10		0.00/00/00	99/99/99	
181437103	RES VARI CERMET 10 K				1.000	10		0 00/00/00	99/99/90	
181437105	RES VARI CERMET 1 MEG	136 F			1,000	10		0 00/00/00	99/99/99	
181437201	RES VARI CERMET 200 OHMS	137 F			1.000			0 00/00/00	99/99/99	
#.181437501	RES VARI CERHET 500 OHMS	138 F			1,000	10		0 00/00/00	79/99.195	
181447104	RES WART CERMET 100 K	139 F			1,000			0 00/00/00	99/99/99	
190042331	RESISTOR NETWORK 330 OHMS RESISTOR NETWORK 1 K	140 F			1,000			0.00/00/00	99/99/95	
190642102	RESISTOR NETWORK 1 K	141 P			1.000			0.00700700	99/99/99	
190642222	RESTRICE HETWORK 2.2 K	142 P			1.000			0.00/09/00	99/99/99	
190842102	RES NETWORK 1 K	143 F			1.000			0.00/00/00	99/99/99	
200012001	TO DUAD LINE REC MC 1489L	144 F			1.000			0.06700700	99/99/90	
200012002	IC QUAD LINE DR MC 1488L		ΕÆ	7.00	1,000	10		0.00700700	99/99/95	
200031028	IC 2-IN WAND GT SN74LSOON	147 P			1.009			0.00/00/00	99/99/99	
200031046	IC HEX INVERTER SN74LSO4N	148 P			1.000			0 00/00/00	99/99/99	
200031047	IC 3-IN NAND GT SN74LS10N	149 P			1,000	) 10	•	0.00700700	99/99/99	
200031048	IC 4-IN NAND GT SN74LS20N	150 P			1,000			0.00700	99/99/92	
200031049	IC FLIP-FLOP SN74LS74H				1.00			0 00/00/00	1 99/99/94	
200031051	IC 2-IN NOR GT SN74LSO2N				1.000			0.00700/00	99/99/99	
200031055	IC SHIFT REG SN74LS164N	153 F			3 1,00			0.0070070		
200031036	IC POS NAND GT SN74LS132N				) 1.000			G 00700750		
200031070	IC 2-IN POS OR SN74LS32N	156 F			1.00		;	0-00/00/01	99/99/91	
200031074	IC FOS-NANR BUF SN74LS37N	157 F			1,00			0 00/00/04		
200031086	IC 2-IN AND GAT SN74LSGSN	158 A			0 1.00		,	0.00/00/0	99/99/95	
200031089	IC BUS BUFFER SN74LS125N	159 F			1.00	0 10	į	0.00700/0		
200031097	IC COUNTER SN74LS197N	150 F			0 1,00			0.007,0070	0 59/99 95	
200031101	IC BIMARY CNTR SN74L5393N	161 F			0 1.00	ó 14	)	0.0070070	99/99/93	
200031106	IC 2-IM EXCL-OR SN74LS86N	162 F	E	A 1.0	0 1,00	0 10	į.	0-40/00//0	( <b>9</b> 9799795	
200041033	IC B FLIP-FLOP SH74LS174N	183 F			0 1400	0 14	)	4-00/00/0	0 99/99/9	
200041042	IC UP/ON COUNT SM74LS191N	164 8			0 1,00	() i	5	(r. 00.10045	\$ 49/29/\$°	
200041044	IC MULTIVIBE SN74L5123N	165 F			0 1.00		)	6-30/70/0	/, 99/99/9°	
200041054	IC 8 BIT S REG SN74LS165N	166			0 1.00		)		3 99/99/9 <sup>11</sup>	
200041038	IC DEC/DEMULTE SN74LS138N	167 6			0.1.00		)	(- (C) / (Q) / (C	99/99/9	
200041067	IC PRIOR ENCOD SN74L3148N	168 F			0 1.00			$0.00 \le (\epsilon(n))$	0 99, 9979	
200041068	IC MULTIPLEXER SH74LS158M	169 F			0 1400			3 39:0070		
200041008	IC DAT SEL/MP SN74L3257AN	170			(110)			0 007(6670		
	IC DEC/MULTIFL SN74LS137N	171 F						6 3-06-7		
200041139	10 BEC/NOCTIFE SN/4CS137N 10 S. X. BUFFER SN/4CS240				4 0 kW			9 01/66 5		
200971001			٠ 4	· · · · · · · · · · · · · · · · · · ·	. e e J. die	· · · · · · · · · · · · · · · · · · ·	7			

5-MAY-1969 09:41 

## SOFTED BY ASSEMBLY FART NUMBER: ITEM NUMBER AS OF 16/05/89

ASS CODE: BASSEMBLIES #T: F5406-1

TWO COMPLETED ROARD E9400-1

HOM! FA SO! R REU!

ISC: COMPLETED BOARD F9400-1	UOM: EA SC: R REV:							
					ROUTE	OFFSET		•
		ITEK		YIELD		LEAD	EFFECTIV	INACTIVE
IMPONENT PART	NESCRIPTION	RV NUMBR SC	UM ASSEMBLY	FACTR	SEO	TIME	DATE	DATE
234567890123456789012345								
)0071003	IC 8-BIT REGIST SW74L5374	173 P		1,000			00/00/00	
00071007	/A	174 F		1.000	10		00/00/00	
)0071245	IC BUS XCEIVER SN74LS245N	175 F		1.000	10		00/00/00	
10071299	IC B-BIT B/REG SN74LS299N		E£ 4.00	1.000	10	(	00/00/00	99/99/99
)0071373	IC 8XLATCH D-TYFE 74L\$373	177 P	EA 3,00	1.000	10	(	00/00/00	99/99/99
1)071534	IC OCTAL D-TYP FF 74LS534	178 F	EA 2-90	1.000	10		) 00/00/00	
10072985	IC 8% DYN HEN DRIV 4M2966	179 P	E4 2.00	1.000	10		00/00/00	
0330000	IC 2-INPUT NAME 74F00	180 P	EA 1+00	1.000	10		00/00/00	99/99/99
0340074	IC D-TYPE POS FLOP 74F74	181 P	EA 1.00	1.000	10	. (	00/00/00	99/99/99
0340117	IC DUAL OR-AND MC10H117	182 F	EA 1.00	1.000	10	(	00/00/00	99/99/99
r0340138	IC 1-OF-8 DECODER 74F138	183 F	EA 1.00	1.000	10	ŧ	00/00/00	99/99/99
40340379	IC QUAD I-FLOP 74F379	184 P	EA 1.00	1.000	10	-	00/00/00	99/99/99
0341175	IC D-TYPE FLOP 74F175	185 P	EA 1.00	1.000	10		00/00/00	99/99/99
10440191	IC UP/DN BIN COUNT 74F191	186 F	EA 3,00	1.000	10	(	00/00/00	<b>99/9</b> 9/99
10440221	IC DUAL MULTIVIER 74LS221	187 P	EA 1.00	1.000	10		0 00/00/00	
0540014	IC MULTIPLIER 25LS14	188 P	EA 2.00	1.000	10		00/00/00	99/99/99
10570684	IC BRIT MAGN COMP 74LS484	189 F	EA 2.00	1.000	10		0 00/00/00	
15241264	IC65, 536-BIT RAH 4164-15	190 F	EA 16.00	1.000	10			99/99/99
)5280116	IC 2048X8 RAM HM6116LP-2	191 P	EA 1.00	1.000	10		0 00/00/00	99/99/99
15370256	IC UV E-PROM 27256G-25	192 P	EA 6.00	1.000	10	+	00/00/00	99/99/99
77280800	IC 12-BIT D/A CONV DACSOO	193 P	EA 1+00	1,000	10		0 00/00/00	99/99/99
17340399	IC 2-IN MPLX SN74LS399N	194 P	EA 1,00	1,000	10	1	0 00/00/00	99/99/99
77340508	IC 8-CH ANALOG MPLX D8508	195 P	E4 1.00	1.000	10	ı	0 00/00/00	99/99/99
9011004	IC TIMER NESSS	196 P	EA 1.00	1.000	10		0 00/00/00	99/99/99
18011008	IC VOLT COMPARATOR LM311N	197 P	EA 1.00	1.000	10		0 00/00/00	99/99/99
8031010	IC QUAD DIFF COMP LH339N	198 P	EA 1.00	1.000	10	,	0 00/00/00	99/99/99
)8033001	IC TRANS ARRAY CA3046	199 P	EA 1.00	1.000	10		0 <b>0</b> 0/00/00	99/99/99
(8041001	IC 8-BIT DAC MONODAC-OBER	200 F	EA 1.00	1.000	10	ŧ	00/00/00	99/99/99
)8110007	IC LO OFFSET OP AMP OP-07	201 P	EA 2.00	1,000	10		0 00/00/00	99/99/99
) <del>6</del> 110 <b>35</b> 3	IC DUAL OF AMP LF353N	202 P	EA 1.00	1,000	10	,	0 00/00/00	99/99/99
)6122337	IC ADJ -VOLT REG LM337T	203 P	EA 1.00	1.000	10		0 00/00/00	99/99/99
)8130324	IC QUAD OF AMP LM324			1.000	10		0 00/00/00	99/99/99
)8131347	IC QUAD OF AMP LF347BN	205 P	EA 2.00	1.000	10	1	0 00/00/00	99/99/99
)8570317	IC POS VOLT REGUL LM317	206 P	EA 1.00	1.000	10	r	0 00/00/00	99/99/99
)8591320	IC NEG VOLT REG LH320	207 F	EA 1.0	0 1.000	10	)	0 00/00/00	99/99/99
)6591340	IC POS VOLT REG LM340	208 F	EA 1.00	1.000	10	ì	0 00/00/00	99/99/99
08740321	IC X-TAL CONTR 03C74L5321	209 P	EA 2.0	0 1.000	) 10	}	0 00/00/00	99/99/99
27391068	IC MICROPROCESSOR 68000L8	210 P	EA 1.0	0 1,000	10	)	0 00/00/00	99/99/99
27762661	IC MICROPROC INTERF 2661	211 P	EA 2.0	0 1,000	10	)	0 00/00/00	99/99/99
30020062	DIODE SWITCHING BAW62	213 P	EA 38.0	0 1.60(	10	)	0 00/00/00	99/99/99
30040005	DIODE DUAL PICO-AMP DPADS	214 P	EA 2.0	0 1.000	) 10	)	0.00/00/00	99/99/99
30110005	DIODE SWITCHING 1M4448	216 P	EA 39.0	0 1.000	) 1(	)	0 00/00/00	99/99/99
30150045	DIONE PICOAMPERE BAY 45	217 P		0 1.00		)	0.00/00/00	99/99/99
35010005	DIODE RECTIFIER 1N4005	218 P	EA 2.0	0 1.000	) 1(	}	0 00/00/0	99/99/99
40225703	BIODE ZENER 3.45V 1N703A	220 P	EA 2.0	0 1.00	0 14	0		) 99/99/9 <del>(</del>
40225710	DIODE ZENER 6.89 1N710A	221 F		0 1.000				7 99/99/99
40225713	DIODE ZENER 9.1V 1N713A	222 F		0 1.00	0 10	0	0 00/00/0	99/99/99
53010811	DIODE SCHOTTKY FAR HP2611	223 P		) 1.000				99/99/99
53010835	BIODE HOT CARRIER HP2835	224 F	EA 15.0	0 1.00	Ç 1	Q.	0 0070070	0 99/99/99

INDENTED BILL OF MATERIALS

AS OF 16/05/89

DATABASE: 999

REDUESTER: BRUNO\_K PAGE NEE 5

-----SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER

CLASS CODE: SURASSEMBLIES PART: F9400-1

DESC: COMPLETED BOARD F9400-1 UON: EA SC: R REV:

COMPONENT PART	DESCRIPTION	ITEH RV NUMBR SC	: IIK	ASSEMBLY	YIELD FACTE	TO SEQ	OFFSET LEAD TIME	TATE	INACTIVE RATE
1234567890123456789012345	PEOPE LED (PED) TILONON	 	 E.A	1 00	1 000	17			99/99/99
256233209	DIODE LED (RED) TIL209A TRANSISTOR NPN 2N2222A TRANSISTOR NPN 4401 TRANSISTOR NPN 2N5770 TRANSISTOR NPN 2N5770	22J F 77/ B	正計 古人	2.00	1.000	4.6	v A	- 00/00/00 - 00/00/00	
270110003	TEASTOTO NOW AAAA	220 F	En En	4.00	1.000	111	0		
270130401	INANSISTUR NEW BAUL	227 F	EA.	1,00	1.000	10	Ü	00/00/00	
270170001	INSUSTATOR WENT AND//U	227 F	EB	10.00	1+000	10	ñ		99/99/99
270170002	IMMADIBIUM MYN ZNOYOZ	230 P 231 P	LH	1,00	2 2000	7.5	V	00/00/00	99/99/99
275110001 275170002	TOANGIGION DANS GARGOTA	231 P			1.000				99/99/99
275170002	TRANSISTOR NPN 2N5962 TRANSISTOR PNP 2N2907A TRANSISTOR PNP 2N5771 TRANSISTOR PNP A441	233 F			1.000				99/99/99
280170104	TRANSISTOR FET N VN0104N3	235 F			1,000				99/99/99
300010001	BEAD SHIELDING FERRITE	237 P			1.000				99/99/99
300050001	CHOKE FERRITE SINGLE LEAD				1,000				99/99/99
301016103	INDUCTOR MOLDED 10 UH	240 P			1.000				99/99/99
301016104	INDUCTOR MOLDED 100 UH				1.000				99/99/99
301016471		242 P			1.000				99/99/99
310060491	CRYSTAL 4.915200 MHZ				1.000				99/99/99
310060800	CRYSTAL 8.000000 WHZ	244 P			1.000				99/99/99
400331016	SOCKET IC ST DIP-16	245 P			1.000				99/99/99
3400360028	SOCKET IC ST DIF-28	246 P			1.000				99/99/99
400900116	PROGRAM PLUG *191* DIP-16	247 P			1.000				99/99/99
401343014	SOCKET IC WW 3-WRAP DIP14				1,000				99/99/99
402610002	CONN CO-AY PC NTG SNR	249 P			1.000				99/99/99
403950002	POLARIZING KEY	250 P			1.000				99/99/99
405749002	TAR PC HTG 4.8 X .8 MH	251 P			1.000				99/99/99
405760005	CONN CO-AX PC MTG SMR POLARIZING KEY TAR PC MTG 4.8 X .8 MM SOCKET SPRING SINGLE WIRE W-W PIN, ONE SIDE, 1 WRAP	252 P			1.000				99/99/99
408063005	W-W PIN. ONE SIDE. 1 WRAP	253 P			1.000				79799799
430540732	RELAY 2 FORM C 5V DPDT	254 P			1.000				99/99/99
454110020	HDR SOLD TAIL/MALE PIN 20				1.000				99/99/99
454111012	HDR SOLD TAIL/MALE FIN 12				1.000			00/00/00	99/99/99
454211034	HDR SOLD TAIL TO MALE 34				1.000	10	(	06/00/00	9 <mark>9/9</mark> 9/99
454220032	HDR DIP SOLD TO FEM 32	258 P	Εŕ	1.00	1.000	10	• (	00/00/00	99/99/99
454310002	HUR DIP SOLD TO PC BD 2				1.000	10	(	00/00/00	99/99/99
454320096	HDR DIP SOLD TO FEM 96				1.000	10	(	00/00/00	99/99/59
454902001	KEYING PLUG (SNAP IN) BLK	262 P	Ę.	4,00	1.000	10	. (	00/00/00	99/99/99
455221006	BLOC FOR CRIMP FEM PINS 6	263 F	ΕÁ	1.00	1.000	10	(	00/00/00	99/99/99
500110001	TRANSIFAD "SMALL"	254 F			1,000				99/99/99
550430106	SCREW CYL HD PHIL M3X6	266 F	Εŕ	13.00	1.000	10	(	00/00/00	99/99/99
550430108	SCREW CYL HD PHIL NIXB	267 P		8,00	1.000	10	. (	00/00/00	99/99/99
551430300	WASHER SHAKEPROOF M3	268 P			1,000				99/99/99
551430400	WASHER SHAKEPROOF M3	259 9	Ε¢	17.00	1.000	10	(	00/00/00	99/99/99
552430100	NUT HEX M3	271 F	EA	8.00	1.000	10			99/99/99
553230108	SPACER HEX K3X8MM	272 F	E	2.00	1.00(	, ſ,	: (	00/00/00	199,75797
585252236	RIVET HOLLOW 2.5X6MM	273 F	E	10.00	1.000	10	(	00/00/00	79/99/99
590551028	WIRE TEFL 7-STRAND GRN 28	274 F	Ж	0.94	1,000	10	) (	) (14)(4)(2)	1 99 <mark>/9</mark> 9/99
709400101	CALIBRATION TERMINAL	275 B	E/	2.00	1.000	10	r (	1 00/00/00	19799/99
709400121	BNC CONN. ANGLE SOCKET	276 R	E	3.00	1,000	10	} :	0.00700700	29/99/99
709400131	UPPER RF-SHIELD	277 B			1.000	10	. (	00,00.00	, 0 <b>9</b> /90/09
709400141	LOWER RE-SHIELD	278 B			1.000	) [/	; ,	00/00/40	r (99) <b>19</b> 9/99
709400143	LOWER RF-SHIELD	279 B	EA	1.00	1.000	10			৽৽৽৴৽৽৴৽৽
709400161	SELF FOR 9400-14	280 R			1.000				99799793

MFG, RE, 291, 2 LeCros SA MANUFACTURING MANAGEMENT DATABASE 999

16-MAY-1989 09:41

INDENTED BILL OF MATERIALS

-------

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS OF 16/05/89

CLASS CODE: 2

SURASSEMBLIES PART: F9400-1

DESC: COMPLETED BOARD F9400-1

UOM: EA SC: R

REV: ROUTE OFFSET ITEN ST GTY PER YIELD TO LEAR EFFECTIV INACTIVE RV NUMBER SC UM AGSENBLY FACTR SEQ TIME DATE DATE

DATABASE: 999

REQUESTER: BRUNO\_K

PAGE NO:

COMPONENT PART DESCRIPTION 1234567890123456789012345-----709400171 SELF FOR 9400-1A 2,00 1,000 281 R EA 10 0 00/00/00 99/99/99 709400181 THERHO-COUPLE FOR 9400-1A 282 B EA 2.00 1.000 0 00/00/00 99/99/99 10 719400103 FC BD FREASS'Y 9400-1A 283 B EA 1.00 1.000 10 0 00/00/00 99/99/99 719400113 FC BD PREASS Y 9400-1B 284 8 E4 1.00 1.000 10 0 00/00/00 99/99/99 719400123 PC BD PREASS'Y 9400-10 285 R EA 1.00 1.000 10 0 00/00/00 99/99/99 719400133 PC BD PREASS'Y 9400-10 286 B EA 1.00-1.000 10 0 00/00/00 99/99/99 719400143 PC BD PREASS'Y 9400-1E 287 R EA 2,00 1,000 10 0 00/00/00 99/99/99 719400153 PC BD PREASS'Y 9400-1F 288 F EA 1.00 1.000 10 0 00/00/00 99/99/99 HAR101 HYB BUFFER AMPLIF HAB101 289 B EA 1.00 1.000 10 0 00/00/00 99/99/99 HVV200 IC VOLTAGE AMPLIF HVV200 290 B EA 2.00 1.000 10 0 00/00/00 99/99/99 MVL407 IC MONO QUAD DISCR MVL407 291 P EA 1,00 1,000 10 0 00/00/00 99/99/99

MFG.RE.291.2 LeCros SA MANUFACTURING MANAGEMENT DATABASE 999

16-MAY-1989 09:42

#### INDENTED BILL OF MATERIALS

DATABASE: 999 REQUESTEF: BRUNO\_K

PAGE NO: )

# SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER A5 OF 16/05/89

- CLASS CODE: SURASSEMBLIES PART: F9400-2

DESC: COMPLETED BOARD F9400-2

COMPONENT PART 1234567890123456789012345	DESCRIPTION	RV			OTY PER ASSEMBLY		TO	OFFSET LEAD TIME		INACTIVE DATE
1234567890123456789012345										** ** ** ** ** ** ** ** ** ** ** ** **
102412101	CAP CERA DISC 100V 100PF		1 P	ΕA	2.00	1,000			00/00/00	
102412120	CAP CERA DISC 100V 12 PF		2 F	£Α	4.00	1.000	10	0	00/00/00	99/99/99
102412270	CAP CERA DISC 100V 27 PF		3 P	ΕA	1.00	1,000	10	C	00/00/00	99/99/91
102412470	CAP CERA DISC 100V 47 PF		1 P 2 P 3 P 4 P 5 P	EA	2.00	1.000	10		00/00/00	
102412560	CAP CERA DISC 100V 56 PF		5 P	EΑ	2.00	1.000	10		00/00/00	
102940502						1,000	10	Ü	00/00/00	99/99/99
103307103	CAP CERA MOND 50V .01 UF		7 P	ΕA	54.00	1.000	10		00/00/00	
103317222	CAP CERA HONO 50V 2200 PF		8 F	ΕÀ	1.00	1,000	10		00/00/00	
103327102			9 F			1,000	19		00/00/00	
103327224	CAP CERA HONO 50V .22UF		10 F			1.000	10		00/00/00	
103427104	CAF CERA MONO 100V .1 UF		11 P			1.000	10		00/00/00.	
103437334	CAP CERA MONO 100V .33 UF		12 P			1.000	10		00/00/00	
103506331	CAF CERA MOND 100V 330 PF		13 P			1.000	10		00/00/00	
103625221	CAP CERA HONO 100V 220 PF		14 F			1,000			00/00/00	
116525821	CAP DIP MICA DM15 820 FF		15 P			1,000			00/00/00	
124461823	CAF POLYSTYRENE .082 UF		16 P			1.000			00/00/00	
142714685	CAP TANT DIP CASE 6.8UF		17 P			1,000			00/00/00	
146424106	CAP MINI ALUM 20% 10 UF		18 F			1,000			00/00/00	
146634106	CAP MINI ALUN 20% 10 UF		19 P			1.000			00/00/00	
147674102	CAF ALU METAL CAN 1000 UF		20 P			1.000			00/00/00	
161030000	RED CUMP ZERU UMM .		21 F			1,000			00/00/00	
→161335100	RES COMP 1/4W 5% 10 OHMS		22 F			1,000			00/00/00	
161335101	RES COMP 1/4W 5% 100 OHMS		23 P	EA	8.00	1.000				99/99/30
161335102			24 P			1,000			00/00/00	
161335103	RES_COMP 1/4W 5% 10 K	:	25 F			1.000				99/99/9)
161335104	RES COMP 1/4W 5% 100 K		26 P			1.000				\$9/09/54 \$9/09/54
161335105	RES COMP 1/4W 5% 1 MEG		27 F			1.000			00/00/00 - 66:56	
161335121	RES COMP 1/4W 5% 120 OHMS	Y 5	28 P			1,000				99/99/99 99/99/90
-161335122	RES COMP 1/4W 5% 1.2 K		29 P			1,000				99/99/99
161335132	RES COMP 1/4W 5% 1.3 K		30 F			1.000				77/77/77 79/ <b>99</b> /95
161335154	RES COMP 1/4W 5% 150 K		31 P 32 F			1.000 1.000				99/99/90
161335161	RES COMP 1/4W 5% 160 OHMS	7	33 P			1.000				99799766 
161335162			ээ г 34 Р			1,000				99799799
161335202	RES COMP 1/4W 5% 2 K RES COMP 1/4W 5% 220 OHMS		35 P			1.000				771777 9 <b>719</b> 7/99
161335221										9979979
161335223	RES COMP 1/4W 5% 22 K		36 F			1,000				99.1 <b>9</b> 9.199
161335224	RES COMP 1/4W 5% 220 K		37 F			1.000				99799799 99799799
161335241	RES COMP 1/4W 5% 240 OHMS		38 P			1.000			) 00/00/00 00/00/00	
161335242	RES COMP 1/4W 5% 2.4 K RES COMP 1/4W 5% 270 OHMS		39 P 40 P	EA EA		1.000			) 00/00/00 ) 00/00/00	
151335271 161335302	RES COMP 1/4W 5% 3 %		41 P	EA		1.000			3 <b>0</b> 0/00/00	
	RES COMP 1/4W 5% 330 OHMS		42 F			1,000				99/99/95
161335331 /161335333	RES COMP 1/4W 5% 33 K		43 F	Er Er		1.000			0 06/00/00 0 06/00/00	
161333362	RES COMP 1/4W 5% 3% 6 K		44 P	E4		1.000				99/97/99
161335431	RES COMP 1/4W UZ 430 OHMS		45 P	Εŕ		1.000			0.00/00/00	
161335471	RES COMP 1/4W 5% 470 OHHS		46 P	EA		1.000			00/00/00	
161335472	RES COMP 1/4W 5% 4.7 K		47 P			1.000			0.00700700	
161335511	RES COMP 1/4W 5% 510 OHMS			ĘΑ		1.000				29,199/51
161335561	RES COMP 1/4W 5% 560 OHMS		50 F	E.A		1,000		j	0-00/00/00	99/99/9

5-MAY-1989 09:42

# INDENTED BILL OF MATERIALS

# 

DATABASE: 999

REQUESTER: BRUNDLY

PAGE NO: 2 ---

#### SORTED BY ASSEMBLY PART NUMBER. ITEM NUMBER AS OF 15/05/89

LASS CODE: JRASSEMBLIES 18T: F9400-2

ROUTE OFFSET  ITEM STOTY PER YIELD TO LEAD EFFECTIV INACTIVE  MPONENT PART DESCRIPTION RV NUMBR SC UM ASSEMBLY FACTR SER TIME DATE  134567890123456789012345	ISC: COMPLETED BOARD F9400-2	UOM: EA SC: R REV: A								
MEMORIE PROFIT   DATE	•••				•		ROUTE	OFFSET		
1355/529901234578990123457   RES COMP 1/44 105 870 98/RS   51 P EA   1.00 1.000   10   0 00/00/00 99/99/99   13255622   RES COMP 1/44 105 870 98/RS   52 P EA   2.00 1.000   10   0 00/00/00 99/99/99   13255622   RES COMP 1/44 105 870 98/RS   53 P EA   1.00 1.000   10   0 00/00/00 99/99/99   13255622   RES COMP 1/44 105 870 98/RS   53 P EA   1.00 1.000   10   0 00/00/00 99/99/99   13255622   RES COMP 1/44 105 870 98/RS   53 P EA   2.00 1.000   10   0 00/00/00 99/99/99   13255622   RES COMP 1/44 105 870 98/RS   53 P EA   2.00 1.000   10   0 00/00/00 99/99/99   13255621   RES COMP 1/44 105 870 98/RS   85 P EA   1.00 1.000   10   0 00/00/00 99/99/99   13255621   RES COMP 1/44 105 870 98/RS   85 P EA   1.00 1.000   10   0 00/00/00 99/99/99   13255612   RES COMP 1/44 105 870 98/RS   85 P EA   1.00 1.000   10   0 00/00/00 99/99/99   13255612   RES PREC RNSSD 10 98/RS   85 P EA   1.00 1.000   10   0 00/00/00 99/99/99   13255613   RES PREC RNSSD 10 98/RS   80 P EA   4.00 1.000   10   0 00/00/00 99/99/99   13255135   RES PREC RNSSD 10 98/RS   81 P EA   2.00 1.000   10   0 00/00/00 99/99/99   13255135   RES PREC RNSSD 10 85 D8/RS   81 P EA   2.00 1.000   10   0 00/00/00 99/99/99   13255135   RES PREC RNSSD 1.50 K   64 P EA   2.00 1.000   10   0 00/00/00 99/99/99   13255140   RES PREC RNSSD 1.21 K   42 P EA   5.00 1.000   10   0 00/00/00 99/99/99   13255140   RES PREC RNSSD 2.03 K   64 P EA   4.00 1.000   10   0 00/00/00 99/99/99   13255145   RES PREC RNSSD 2.03 K   64 P EA   4.00 1.000   10   0 00/00/00 99/99/99   13255145   RES PREC RNSSD 2.05 K   64 P EA   4.00 1.000   10   0 00/00/00 99/99/99   13255145   RES PREC RNSSD 2.05 K   64 P EA   4.00 1.000   10   0 00/00/00 99/99/99   13255145   RES PREC RNSSD 2.65 K   69 P EA   4.00 1.000   10   0 00/00/00 99/99/99   13255145   RES PREC RNSSD 2.65 K   69 P EA   4.00 1.000   10   0 00/00/00 99/99/99   13255145   RES PREC RNSSD 2.65 K   69 P EA   4.00 1.000   10   0 00/00/00 99/99/99   13255145   RES PREC RNSSD 2.65 K   69 P EA   4.00 1.000   10   0 00/00/00 99/99/99   132551			ITEH	S	T OTY PER	YIELI			EFFECTIV	INACTIVE
1355/529901234578990123457   RES COMP 1/44 105 870 98/RS   51 P EA   1.00 1.000   10   0 00/00/00 99/99/99   13255622   RES COMP 1/44 105 870 98/RS   52 P EA   2.00 1.000   10   0 00/00/00 99/99/99   13255622   RES COMP 1/44 105 870 98/RS   53 P EA   1.00 1.000   10   0 00/00/00 99/99/99   13255622   RES COMP 1/44 105 870 98/RS   53 P EA   1.00 1.000   10   0 00/00/00 99/99/99   13255622   RES COMP 1/44 105 870 98/RS   53 P EA   2.00 1.000   10   0 00/00/00 99/99/99   13255622   RES COMP 1/44 105 870 98/RS   53 P EA   2.00 1.000   10   0 00/00/00 99/99/99   13255621   RES COMP 1/44 105 870 98/RS   85 P EA   1.00 1.000   10   0 00/00/00 99/99/99   13255621   RES COMP 1/44 105 870 98/RS   85 P EA   1.00 1.000   10   0 00/00/00 99/99/99   13255612   RES COMP 1/44 105 870 98/RS   85 P EA   1.00 1.000   10   0 00/00/00 99/99/99   13255612   RES PREC RNSSD 10 98/RS   85 P EA   1.00 1.000   10   0 00/00/00 99/99/99   13255613   RES PREC RNSSD 10 98/RS   80 P EA   4.00 1.000   10   0 00/00/00 99/99/99   13255135   RES PREC RNSSD 10 98/RS   81 P EA   2.00 1.000   10   0 00/00/00 99/99/99   13255135   RES PREC RNSSD 10 85 D8/RS   81 P EA   2.00 1.000   10   0 00/00/00 99/99/99   13255135   RES PREC RNSSD 1.50 K   64 P EA   2.00 1.000   10   0 00/00/00 99/99/99   13255140   RES PREC RNSSD 1.21 K   42 P EA   5.00 1.000   10   0 00/00/00 99/99/99   13255140   RES PREC RNSSD 2.03 K   64 P EA   4.00 1.000   10   0 00/00/00 99/99/99   13255145   RES PREC RNSSD 2.03 K   64 P EA   4.00 1.000   10   0 00/00/00 99/99/99   13255145   RES PREC RNSSD 2.05 K   64 P EA   4.00 1.000   10   0 00/00/00 99/99/99   13255145   RES PREC RNSSD 2.05 K   64 P EA   4.00 1.000   10   0 00/00/00 99/99/99   13255145   RES PREC RNSSD 2.65 K   69 P EA   4.00 1.000   10   0 00/00/00 99/99/99   13255145   RES PREC RNSSD 2.65 K   69 P EA   4.00 1.000   10   0 00/00/00 99/99/99   13255145   RES PREC RNSSD 2.65 K   69 P EA   4.00 1.000   10   0 00/00/00 99/99/99   13255145   RES PREC RNSSD 2.65 K   69 P EA   4.00 1.000   10   0 00/00/00 99/99/99   132551	IMPONENT PART	DESCRIPTION	RV NUMBR	SC (I	M ASSEMBLY	FACTR	SEQ	TIME	DATE	DATE
13356/2	?34567890123456789012345									
H3356E  RES CMP 1/4W 5X 880 DMRS	11335621					1.000	10	0	00/00/00	99/99/99
RES PREC RNSTS BZS OHNS		RES COMP 1/4W 5% 6.2 K	52	F' E	A 2.00			Ô	00/00/00	99/99/99
RES PREC RNSTS BZS OHNS		RES COMP 1/4W 5% 680 OHMS	53	F E	4 1.00					
RES PREC RNSTS BZS OHNS		RES COMP 1/4W 5% 6.8 K	54	P E	4 2.00					
RES PREC RNSTS BZS OHNS		RES COMP 1/4W 5% 820 OHMS	55	PE	A 2.00					
RES PREC RNSTS BZS OHNS		RES COMP 1/4W 5% 9.1 K	56	P E	A 1.00					
RES PREC RNSTS BZS OHNS		RESISTOR WW 5W 1+0 0HM	57	PE	A 2.00					· · · · · · · · · · · · · · · · · · ·
RES PREC RNSTS BZS OHNS		NES BY SAM	58 ·	r t	A 1,00					
### 8531491 RES PREC RNSSD #2.5 ONMS  \$31410 RES PREC RNSSD #1.21 K		NES TREE KNOOD DII UHMS	39 7.0	6 E	A 4+00					
8531401 RES PREC RNSSB 1.21 K 62 P EA										
8531410         RES PREC RMSSD 1.50 K         63 P EA         4.00 1.000         10 0 0.000/00 99/99/99           8531422         RES PREC RMSSD 2.00 K         64 P EA         1.00 1.000         10 0 0.000/00 99/99/99           8531429         RES PREC RMSSD 2.37 K         65 P EA         1.00 1.000         10 0 00/00/00 99/99/99           8531433         RES PREC RMSSD 2.61 K         66 P EA         4.00 1.000         10 0 00/00/00 99/99/99           8531437         RES PREC RMSSD 3.65 K         68 P EA         1.00 1.000         10 0 00/00/00 99/99/99           8531447         RES PREC RMSSD 3.65 K         68 P EA         1.00 1.000         10 0 00/00/00 99/99/99           8531451         RES PREC RMSSD 3.62 K         69 P EA         2.00 1.000         10 0 00/00/00 99/99/99           8531452         RES PREC RMSSD 10.0 K         71 P EA         2.00 1.000         10 0 00/00/00 99/99/99           8531453         RES PREC RMSSD 10.0 K         71 P EA         2.00 1.000         10 0 00/00/00 99/99/99           8531469         RES PREC RMSSD 10.0 K         71 P EA         2.00 1.000         10 0 00/00/00 99/99/99           8531471         RES PREC RMSSD 10.0 K         72 P EA         1.00 1.000         10 0 00/00/00 99/99/99           8531489         RES PREC RMSSD 10.0 K         72 P EA <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>										
8531422 RES PREC RMSSD 2.00 K 64 P EA 1.00 1.000 10 0 0/00/00 99/99/99 8531423 RES PREC RMSSD 2.37 K 65 P EA 1.00 1.000 10 0 0/00/00 99/99/99 8531433 RES PREC RMSSD 3.01 K 66 P EA 4.00 1.000 10 0 0/00/00 99/99/99 8531437 RES PREC RMSSD 3.01 K 67 P EA 4.00 1.000 10 0 0/00/00 99/99/99 8531437 RES PREC RMSSD 3.65 K 68 P EA 1.00 1.000 10 0 0/00/00 99/99/99 8531447 RES PREC RMSSD 3.62 K 67 P EA 2.00 1.000 10 0 0/00/00 99/99/99 8531471 RES PREC RMSSD 3.62 K 67 P EA 2.00 1.000 10 0 0/00/00 99/99/99 8531471 RES PREC RMSSD 1.00 K 71 P EA 1.00 1.000 10 0 0/00/00 99/99/99 8531471 RES PREC RMSSD 1.00 K 71 P EA 1.00 1.000 10 0 0/00/00 99/99/99 8531471 RES PREC RMSSD 1.00 K 71 P EA 1.00 1.000 10 0 0/00/00 99/99/99 8531471 RES PREC RMSSD 1.00 K 71 P EA 1.00 1.000 10 0 0/00/00 99/99/99 8531471 RES PREC RMSSD 1.00 K 71 P EA 1.00 1.000 10 0 0/00/00 99/99/99 8531471 RES PREC RMSSD 1.00 K 72 P EA 1.00 1.000 10 0 0/00/00 99/99/99 8531471 RES PREC RMSSD 1.00 K 72 P EA 1.00 1.000 10 0 0/00/00 99/99/99 8531541 RES WARI CERHET 10K 72 P EA 1.00 1.000 10 0 0/00/00 99/99/99 8531541 RES WARI CERHET 10K 75 P EA 2.00 1.000 10 0 0/00/00 99/99/99 8531541 RES WARI CERHET 10K 75 P EA 2.00 1.000 10 0 0/00/00 99/99/99 8531541 RES WARI CERHET 500 0HMS 76 P EA 4.00 1.000 10 0 0/00/00 99/99/99 8531541 RES WARI CERHET 500 0HMS 76 P EA 4.00 1.000 10 0 0/00/00 99/99/99 8531550 RES WARI CERHET 500 0HMS 76 P EA 4.00 1.000 10 0 0/00/00 99/99/99 8531550 RES WARI CERHET 500 0HMS 76 P EA 4.00 1.000 10 0 0/00/00 99/99/99 8531550 RES WARI CERHET 500 0HMS 76 P EA 4.00 1.000 10 0 0/00/00 99/99/99 8531550 RES WARI CERHET 500 0HMS 76 P EA 4.00 1.000 10 0 0/00/00 99/99/99 8531550 RES WARI CERHET 500 0HMS 76 P EA 4.00 1.000 10 0 0/00/00 99/99/99 8531550 RES WARI CERHET 500 0HMS 76 P EA 4.00 1.000 10 0 0/00/00 99/99/99 8531550 RES WARI CERHET 500 0HMS 76 P EA 4.00 1.000 10 0 0/00/00 99/99/99 8531550 RES WARI CERHET 500 0HMS 76 P EA 4.00 1.000 10 0 0/00/00 99/99/99 8531550 RES WARI CERHET 500 0HMS 76 P EA 4.00 1.000 10 0 0/00/00 99/99/99 8531550 RES WARI CERHET 500 0HM										
### B331429   RES PREC RNSSD 2.37 K		RES PREC RHOSE 1:00 K								
### ### ### ### ### ### ### ### ### ##										
### ### ### ### ### ### ### ### ### ##										
### ### ### ### ### ### ### ### ### ##										
### ### ### ### ### ### ### ### ### ##	·									
## STATATI RES PREC RNSSD 6.49 K 70 F EA 2.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 10.0 K 71 F EA 1.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 1.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 1.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 1.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 1.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 1.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 1.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 1.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 4.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 4.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 4.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 4.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 4.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 4.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 4.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 4.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 4.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 4.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 4.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 4.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 4.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 4.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34.6 K 72 F EA 4.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34 F EA 4.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34 F EA 4.00 1.000 10 0 00/00/00 99/99/99   ## STATAB9 RES PREC RNSSD 34 F EA 4.00 1.000 10 0 00/00/00										20626243
SES1489   RES PREC RNSSD 10.0 K   71 P EA   1.00 1.000   10   0.00/00/00 99/99/99   SES1541   RES PREC RNSSD 34.6 K   72 F EA   1.00 1.000   10   0.00/00/00 99/99/99   SES1541   RES PREC RNSSD 34.6 K   72 F EA   1.00 1.000   10   0.00/00/00 99/99/99   SES137622   RES WIREUDUR 2.2 DMNS   73 P EA   1.00 1.000   10   0.00/00/00 99/99/99   SES150S   RES PWR WW 2.5U 5X .5 OHH   74 P EA   4.00 1.000   10   0.00/00/00 99/99/99   SES150S   RES WARI CERMET 10K   75 P EA   2.00 1.000   10   0.00/00/00 99/99/99   SES150S   RES WARI CERMET SOO OHMS   76 P EA   2.00 1.000   10   0.00/00/00 99/99/99   SES150S   RES WARI CERMET SK   77 P EA   3.00 1.000   10   0.00/00/00 99/99/99   SES150S   RES WARI CERMET SK   77 P EA   3.00 1.000   10   0.00/00/00 99/99/99   SES150S   RES WARI CERMET SK   77 P EA   3.00 1.000   10   0.00/00/00 99/99/99   SES150S   SES150S   RETWORK 2.2 K   78 P EA   3.00 1.000   10   0.00/00/00 99/99/99   SES150S   SES150S   RETWORK 2.2 K   78 P EA   3.00 1.000   10   0.00/00/00 99/99/99   SES150S   SES1			70	p	5 2.00					-5/4
8531541 RES PREC RNSSD 34.8 K 72 F EA 1.00 1.000 10 0 00/00/00 99/99/99 2137022 RES WIREWOUND .22 0HMS 73 P EA 1.00 1.000 10 0 00/00/00 99/99/99 2335005 RES PUR WW 2.5W 5% .5 0HH 74 P EA 4.00 1.000 10 0 00/00/00 99/99/99 0487103 RES VARI CERNET 10K 75 P EA 2.00 1.000 10 0 00/00/00 99/99/99 0487501 RES VARI CERNET 500 0HMS 76 P EA 4.00 1.000 10 0 00/00/00 99/99/99 0487502 RES VARI CERNET 5K 77 P EA 3.00 1.000 10 0 00/00/00 99/99/99 0487502 RES VARI CERNET 5K 77 P EA 3.00 1.000 10 0 00/00/00 99/99/99 0031028 1C 2-IN MAND GT SK74LSOON 79 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031028 1C 2-IN MAND GT SK74LSOON 79 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031047 1C 3-IN MAND GT SK74LSOON 80 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031049 1C 1E IPP-FLOP SK74LSTON 80 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031051 1C 2-IN MOR ST SK74LSOON 82 P EA 2.00 1.000 10 0 00/00/00 99/99/99 0031066 1C 2-IN MOR ST SK74LSOON 82 P EA 2.00 1.000 10 0 00/00/00 99/99/99 0031066 1C 2-IN MOR ST SK74LSOON 82 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031066 1C 2-IN MOR ST SK74LSOON 84 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031066 1C 2-IN MOR ST SK74LSOON 84 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031066 1C 2-IN MOR ST SK74LSOON 84 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031066 1C 2-IN MOR ST SK74LSOON 84 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031066 1C 2-IN MOR ST SK74LSOON 84 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031066 1C 2-IN MOR ST SK74LSOON 84 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031064 1C CERLET SK74LSISTON 86 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031064 1C CERLET SK74LSISTON 86 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031064 1C CERLET SK74LSISTON 86 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031064 1C CERLET SK74LSISTON 86 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031064 1C CERLET SK74LSISTON 86 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031064 1C CERLET SK74LSISTON 86 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031064 1C CERLET SK74LSISTON 86 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031064 1C CERLET SK74LSISTON 86 P EA 1.00 1.000 10 0 00/00/										
2137622 RES HIREWOUND .22 OHMS 73 P EA 1.00 1.000 10 0 00/00/00 99/99/99 5235005 RES PNR NW 2.5N 5% .5 OHM 74 P EA 4.00 1.000 10 0 00/00/00 99/99/99 0487103 RES VARI CERMET 10K 75 P EA 2.00 1.000 10 0 00/00/00 99/99/99 0487501 RES VARI CERMET 500 OHMS 76 P EA 4.00 1.000 10 0 00/00/00 99/99/99 0487502 RES VARI CERMET 5K 77 P EA 3.00 1.000 10 0 00/00/00 99/99/99 0487502 RES VARI CERMET 5K 77 P EA 3.00 1.000 10 0 00/00/00 99/99/99 042222 RESISTOR NETWORK 2.2 K 78 P EA 3.00 1.000 10 0 00/00/00 99/99/99 0031047 IC 2-IN NAND GT SKYALSION 79 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031047 IC 3-IN NAND GT SKYALSION 80 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031049 IC FLIP-FLOP SNYALSYAM 81 P EA 2.00 1.000 10 0 00/00/00 99/99/99 0031066 IC POS NAND GT SKYALSION 82 P EA 2.00 1.000 10 0 00/00/00 99/99/99 0031066 IC POS NAND GT SKYALSION 82 P EA 2.00 1.000 10 0 00/00/00 99/99/99 0031066 IC POS NAND GT SKYALSION 83 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031066 IC C 2-IN AND GT SKYALSION 83 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041044 IC MULTIVIER SKYALSION 83 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041044 IC MULTIVIER SKYALSION 85 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041049 IC QUAD FL-FL SKYALSION 85 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041055 IC DATA SELCTE SKYALSION 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC DATA SELCTE SKYALSION 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041055 IC DATA SELCTE SKYALSION 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC DATA SELCTE SKYALSION 99 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC DATA SELCTE SKYALSION 99 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC DATA SELCTE SKYALSION 99 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC DATA SELCTE SKYALSION 99 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC DATA SELCTE SKYALSION 99 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC DATA SELCTE SKYALSION 99 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC DATA SELCTE SKYALSION 99 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041069 IC J-K-FLOP 74F109 93 F EA 1.00 1.000										
5235005         RES PWR WW 2,5W 5% 15 0HH         74 P EA         4.00 1.000 10         0 0/00/00 99/99/99           0487103         RES VART CERNET 10K         75 P EA         2.00 1.000 10         0 0/00/00 99/99/99           0487501         RES VART CERNET 500 0HMS         76 P EA         4.00 1.000 10         0 0/00/00 99/99/99           0487502         RES VART CERNET 5K         77 P EA         3.00 1.000 10         0 0/00/00 99/99/99           042222         RESISTOR NETWORK 2.2 K         78 P EA         3.00 1.000 10         0 0/00/00 99/99/99           031028         IC 2-IN MANB GT SM74LS00N         79 P EA         1.00 1.000 10         0 0/00/00 99/99/99           031047         IC 3-IN NANB GT SM74LS74N         81 P EA         2.00 1.000 10         0 0/00/00 99/99/99           031047         IC FLIP-FLOR SM74LS74N         81 P EA         2.00 1.000 10         0 0/00/00 99/99/99           031047         IC FLIP-FLOR SM74LS02N         82 P EA         2.00 1.000 10         0 0/00/00 99/99/99           031051         IC 2-IN NOR GT SM74LS02N         82 P EA         2.00 1.000 10         0 0/00/00 99/99/99           031066         IC POS NAMB GT SM74LS02N         84 P EA         1.00 1.000 10         0 0/00/00 99/99/99           041049         IC MULTIVIRR SM74LS123N         85 P EA		RES WIREWOUND .22 OHMS	73	p p	n 1.00					
0487103 RES VARI CERMET 10K 75 P EA 2.00 1.000 10 0 00/00/00 99/99/99 0487501 RES VARI CERMET 500 OHMS 76 P EA 4.00 1.000 10 0 00/00/00 99/99/99 0487502 RES VARI CERMET 5K 77 P EA 3.00 1.000 10 0 00/00/00 99/99/99 0487502 RESIGOR NETWORK 2.2 K 78 P EA 3.00 1.000 10 0 00/00/00 99/99/99 0492222 RESIGOR NETWORK 2.2 K 78 P EA 3.00 1.000 10 0 00/00/00 99/99/99 04031028 IC 2-IN NAND GT SN74LSOON 79 P EA 1.00 1.000 10 0 00/00/00 99/99/99 04031047 IC 3-IN NAND GT SN74LSOON 80 P EA 1.00 1.000 10 0 00/00/00 99/99/99 04031049 IC FLIP-FLOP SN74LS7AN 81 P EA 2.00 1.000 10 0 00/00/00 99/99/99 04031051 IC 2-IN NOR GT SN74LS02N 82 P EA 2.00 1.000 10 0 00/00/00 99/99/99 04031066 IC 2-IN AND GT SN74LS02N 82 P EA 2.00 1.000 10 0 00/00/00 99/99/99 04031086 IC 2-IN AND GAT SN74LS08N 84 P EA 1.00 1.000 10 0 00/00/00 99/99/99 04041044 IC MULTIVIRY SN74LS123N 85 P EA 1.00 1.000 10 0 00/00/00 99/99/99 04041049 IC QUAR FL-FL SN74LS153N 85 P EA 1.00 1.000 10 0 00/00/00 99/99/99 04041054 IC DATA SELCTE SN74LS153N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 04041054 IC DATA SELCTE SN74LS153N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 04041054 IC DATA SELCTE SN74LS153N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 04041054 IC DATA SELCTE SN74LS153N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 04041054 IC DATA SELCTE SN74LS153N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 04041054 IC DATA SELCTE SN74LS153N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 04041054 IC DATA SELCTE SN74LS153N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 04041054 IC DATA SELCTE SN74LS153N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 04041054 IC DATA SELCTE SN74LS153N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 04041054 IC DATA SELCTE SN74LS153N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 04041054 IC DATA SELCTE SN74LS153N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 04041054 IC DATA SELCTE SN74LS153N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 04041054 IC DATA SELCTE SN74LS153N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 04041054 IC DATA SELCTE SN74LS153N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 04		RES PUR NU 2.5U 5% .5 OHM	74	e E	A 4.00					
0487501 RES VARI CERHET 500 OHMS 76 P EA 4.00 1.000 10 0 00/00/00 99/99/99 0487502 RES VARI CERHET 5K 77 P EA 3.00 1.000 10 0 00/00/00 99/99/99 0042222 RESISTOR METWORK 2.2 K 78 P EA 3.00 1.000 10 0 00/00/00 99/99/99 0031028 IC 2-IN NANB GT SA74LSOON 79 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031047 IC 3-IN MANB GT SA74LSION 80 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031049 IC FLIF-FLOP SA74LSION 80 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031049 IC 2-IN NOR ST SA74LSOON 82 P EA 2.00 1.000 10 0 00/00/00 99/99/99 0031051 IC 2-IN NOR ST SA74LSOON 82 P EA 2.00 1.000 10 0 00/00/00 99/99/99 0031066 IC 2-IN ANB GT SA74LSION 82 P EA 2.00 1.000 10 0 00/00/00 99/99/99 0031066 IC 2-IN ANB GT SA74LSION 83 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041044 IC MULTIVIBR SA74LSI23N 83 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041044 IC MULTIVIBR SA74LSI23N 85 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041049 IC GUAR FL-FL SA74LSI75N 86 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC DATA SELCTR SA74LSI53N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC DATA SELCTR SA74LSI53N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC BATA SELCTR SA74LSI53N 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC BATA SELCTR SA74LSI53N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC BATA SELCTR SA74LSI53N 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC BATA SELCTR SA74LSI53N 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC BATA SELCTR SA74LSI53N 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC BATA SELCTR SA74LSI53N 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC BATA SELCTR SA74LSI53N 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC BATA SELCTR SA74LSI53N 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC BATA SELCTR SA74LSI53N 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC BATA SELCTR SA74LSI53N 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC BATA SELCTR SA74LSI53N 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC BATA SARA SELCTR SA74LSI53N 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC B										
0487502         RES VARI CERMET SK         77 P EA         3.00 1.000         10         0 00/00/00 99/99/99           0442222         RESISTOR NETWORK 2.2 K         78 P EA         3.00 1.000         10         0 00/00/00 99/99/99           063102B         IC 2-IN MAND GT SN74LS10N         80 P EA         1.00 1.000         10         0 00/00/00 99/99/99           0631047         IC 3-IN MAND GT SN74LS10N         80 P EA         1.00 1.000         10         0 0/00/00 99/99/99           0631049         IC FLIF-FLOP SN74LS74N         81 P EA         2.00 1.000         10         0 0/00/00 99/99/99           0631049         IC 2-IN NOR GT SN74LS02N         82 P EA         2.00 1.000         10         0 0/00/00 99/99/99           0631066         IC POS NANE GT SN74LS132N         83 P EA         1.00 1.000         10         0 0/00/00 99/99/99           0631066         IC 2-IN AND GAT SN74LS132N         83 P EA         1.00 1.000         10         0 0/00/00 99/99/99           0641049         IC BULLIVIER SN74LS13N         85 P EA         1.00 1.000         10         0 0/00/00 99/99/99           0641049         IC BATA SELCTR SN74LS153N         87 P EA         1.00 1.000         10         0 0/00/00 99/99/99           0641054         IC BEC/BEHULTIPL 74LS155N         86 P EA<										
0042222 RESISTOR NETWORK 2.2 K 78 P EA 3.00 1.000 10 0 00/00/00 99/99/99 0031028 IC 2-IN NAND GT SN74LS00N 79 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031047 IC 3-IN AND GT SN74LS10N 86 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031049 IC FLIP-FLOP SN74LS74N 81 P EA 2.00 1.000 10 0 00/00/00 99/99/99 0031049 IC 2-IN NOR ST SN74LS02N 82 P EA 2.00 1.000 10 0 00/00/00 99/99/99 0031066 IC PGS NAND GT SN74LS132N 83 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031086 IC 2-IN AND GAT SN74LS132N 85 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031086 IC 2-IN AND GAT SN74LS133N 85 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041044 IC MULTIVIER SN74LS133N 85 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041049 IC QUAD FL-FL SN74LS153N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC DEC/DEHULTIPL 74LS15SN 88 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041053 IC DEC/DEHULTIPL 74LS15SN 88 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0071003 IC 8-BIT REGIST SN74LS374 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 007103 IC 8-BIT REGIST SN74LS374 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 007103 IC 8-BIT REGIST SN74LS374 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 007103 IC 8-BIT REGIST SN74LS374 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 007103 IC 8-BIT REGIST SN74LS374 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 007103 IC 8-BIT REGIST SN74LS374 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 007103 IC 8-BIT REGIST SN74LS374 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 007103 IC 8-BIT REGIST SN74LS374 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 007103 IC 8-BIT REGIST SN74LS374 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 007103 IC 8-BIT REGIST SN74LS374 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 007103 IC 8-BIT REGIST SN74LS374 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 007103 IC 8-BIT REGIST SN74LS374 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 007103 IC 8-BIT SHIFT REG 74F74 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 007103 IC 8-BIT SHIFT REG 74LS96 97 P EA 1.00 1.000 10 0 00/00/00 99/99/99 007103 IC 8-BIT SHIFT REG 74LS96 97 P EA 2.00 1.000 10 0 00/00/00 99/99/99	0487502									
0031028	0042222									
0031047 IC 3-IN NAND GT SN74LS10N 80 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031049 IC FLIF-FLOP SN74LS74N 81 P EA 2.00 1.000 10 0 00/00/00 99/99/99 0031051 IC 2-IN NOR GT SN74LS02N 82 P EA 2.00 1.000 10 0 00/00/00 99/99/99 0031066 IC PGS NAND GT SN74LS02N 83 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031086 IC 2-IN AND GT SN74LS08N 84 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031086 IC 2-IN AND GT SN74LS132N 85 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031086 IC ULTIVIBR SN74LS123N 85 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031086 IC GUAD FL-FL SN74LS135N 85 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031054 IC BATA SELCTR SN74LS155N 86 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031054 IC BATA SELCTR SN74LS15SN 88 P EA 1.00 1.000 10 0 00/00/00 99/99/99 00310534 IC B-RIT REGIST SN74LS374 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 00330000 IC B-RIT REGIST SN74LS34 90 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0330000 IC C2-INPUT NAND 74F00 91 F EA 1.00 1.000 10 0 00/00/00 99/99/99 0340074 IC B-TYPE FOS FLOP 74F74 92 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340199 IC C3-K FLOP 74F109 93 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340199 IC C3-K FLOP 74F109 93 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340199 IC C3-K FLOP 74F109 93 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340199 IC C3-K FLOP 74F109 93 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340199 IC C3-K FLOP 74F109 93 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340199 IC C3-K FLOP 74F109 93 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340199 IC C3-K FLOP 74F109 93 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340199 IC C3-K FLOP 74F109 93 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340199 IC C3-K FLOP 74F109 93 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340199 IC C3-K FLOP 74F109 93 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340199 IC C3-K FLOP 74F109 93 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340199 IC C3-K FLOP 74F109 93 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340199 IC C3-K FLOP 74F109 93 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340199 IC C3-K FLOP 74F109 93 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340199 IC C3-K	0031028	IC 2-IN NAND GT SN74LSOON								
OC31049   IC FLIF-FLOP SN74LS74N   81 P EA   2.00 1.000   10   0 00/00/00 99/99/99	0031047	IC 3-IN NAND GT SN74LS10N	80	PE	A 1.00	1.000				
0031051 IC 2-IN NOR 8T SN74LS02N 82 F EA 2.00 1.000 10 0 00/00/00 99/99/99 0031066 IC PGS NAND GT SN74LS132N 83 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0031086 IC 2-IN AND GAT SN74LS08N 84 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041044 IC MULTIVIRR SN74LS123N 85 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041049 IC MULTIVIRR SN74LS123N 85 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041049 IC QUAD FL-FL SN74LS175N 86 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC DATA SELCTR SN74LS153N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041054 IC DEC/DEMULTIPL 74LS155N 88 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0071003 IC 8-BIT REGIST SN74LS374 89 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0071534 IC OCTAL D-TYP FF 74LS534 90 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0330000 IC 2-INPUT NAND 74F00 91 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340074 IC D-TYPE FGS FLOP 74F74 92 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340109 IC J-K FLOP 74F109 93 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340109 IC J-K FLOP 74F109 93 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340109 IC J-K FLOP 74F109 93 P EA 1.00 1.000 10 0 00/00/00 99/99/99 034015 IC SERIAL ADDER AN2SLS15 95 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0570015 IC SERIAL ADDER AN2SLS15 95 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0570015 IC SERIAL ADDER AN2SLS15 95 P EA 1.00 1.000 10 0 00/00/00 99/99/99 05640096 IC 5-BIT SHIFT REG 74LS96 97 P EA 9.00 1.000 10 0 00/00/00 99/99/99 05640096 IC 5-BIT SHIFT REG 74LS96 97 P EA 9.00 1.000 10 0 00/00/00 99/99/99 05640096 IC 5-BIT SHIFT REG 74LS96 97 P EA 2.00 1.000 10 0 00/00/00 99/99/99	0031049	IC FLIP-FLOP SN74LS74N								
0031066         IC PGS NAMB GT SN74LS132N         83 P EA         1.00 1.000         10         0 00/00/00 99/99/99           0031086         IC 2-IN AND GAT SN74LS08N         84 P EA         1.00 1.000         10         0 00/00/00 99/99/99           0041044         IC MULTIVIBR SN74LS123N         85 P EA         1.00 1.000         10         0 00/00/00 99/99/99           0041049         IC QUAD FL-FL SN74LS15SN         86 P EA         1.00 1.000         10         0 00/00/00 99/99/99           0041054         IC DATA SELCTR SN74LS15SN         87 P EA         1.00 1.000         10         0 00/00/00 99/99/99           0041054         IC DEC/DEHULTIPL 74LS15SN         88 P EA         1.00 1.000         10         0 00/00/00 99/99/99           0041055         IC DEC/DEHULTIPL 74LS15SN         88 P EA         1.00 1.000         10         0 00/00/00 99/99/99           0071003         IC B-BIT REGIST SN74LS374         89 P EA         4.00 1.000         10         0 00/00/00 99/99/99           0071534         IC COTAL D-TYP FF 74LS534         90 P EA         1.00 1.000         10         0 00/00/00 99/99/99           0340074         IC D-TYPE POS FLOP 74F74         92 P EA         1.00 1.000         10         0 00/00/00 99/99/99           0340109         IC J-K FLOP 74F109	0031051	IC 2-IN NOR GT SN74L502N	82	F E						
0041044         IC MULTIVIRR SN74LS123N         85 F EA         1.00 1.000         10         0 0/00/00 79/99/99           0041049         IC QUAB FL-FL SN74LS175N         86 P EA         1.00 1.000         10         0 0/00/00 99/99/99           0041054         IC DATA SELCTR SN74LS153N         87 P EA         1.00 1.000         10         0 0/00/00 99/99/99           0041155         IC BEC/BEMULTIPL 74LS155N         88 P EA         1.00 1.000         10         0 0/00/00 99/99/99           0071003         IC 8-BIT REGIST SN74LS374         89 P EA         4.00 1.000         10         0 0/00/00 99/99/99           0071534         IC OCTAL B-TYP FF 74LS534         90 P EA         1.00 1.000         10         0 0/00/00 99/99/99           0330000         IC 2-INPUT NAND 74F00         91 P EA         1.00 1.000         10         0 0/00/00 99/99/99           0340074         IC B-TYPE FGS FLDF 74F74         92 P EA         1.00 1.000         10         0 0/00/00 99/99/99           0340109         IC J-K FLOP 74F109         93 P EA         1.00 1.000         10         0 0/00/00 99/99/99           0570015         IC SERIAL ADDER AH25LS15         95 P EA         1.00 1.000         10         0 0/00/00 99/99/99           540096         IC 16K UV E-PROH 2716-1         96 F EA	0031066	IC PGS NAMB GT SN74LS132N	83	PE	A 1.00	1.000	10			
0041049         IC QUAR FL-FL SN74LS175N         B6 P EA         1.00 1.000         10         0 00/00/00 99/99/99           0041054         IC DATA SELCTR SN74LS153N         87 P EA         1.00 1.000         10         0 00/00/00 99/99/99           0041055         IC DEC/DEHULTIPL 74LS155N         88 P EA         1.00 1.000         10         0 00/00/00 99/99/99           0071003         IC 8-BIT REGIST SN74LS374         89 P EA         4.00 1.000         10         0 00/00/00 99/99/99           0071534         IC OCTAL D-TYP FF 74LS534         90 P EA         1.00 1.000         10         0 00/00/00 99/99/99           0330000         IC 2-INPUT NAMD 74F00         91 P EA         1.00 1.000         10         0 00/00/00 99/99/99           0340074         IC B-TYPE FOS FLOP 74F74         92 P EA         1.00 1.000         10         0 00/00/00 99/99/99           0340109         IC J-K FLOP 74F109         93 P EA         1.00 1.000         10         0 00/00/00 99/99/99           0570015         IC SERIAL ADDER AH25LS15         95 P EA         1.00 1.000         10         0 00/00/00 99/99/99           5381716         IC 16K UV E-PROM 2716-1         96 P EA         2.00 1.000         10         0 00/00/00 99/99/99           5640096         IC 10-BIT BHA CONV BAC-10         9	0031086	IC 2-IN AND GAT SN74LSOSN	84	f E	A 1.00	1.000	10	0	00/00/00	99/99/99
0041054 IC DATA SELCTR SN74LS153N 87 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0041155 IC DEC/DEMULTIPL 74LS155N 88 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0071003 IC 8-BIT REGIST SN74LS374 89 P EA 4.00 1.000 10 0 00/00/00 99/99/99 0071534 IC OCTAL R-TYP FF 74LS534 90 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0330000 IC 2-INPUT NAND 74F00 91 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340074 IC D-TYPE FOS FLOP 74F74 92 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0340109 IC J-K FLOP 74F109 93 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0442163 IC 4-RIT COUNTER 74LS163 94 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0570015 IC SERIAL ADDER AH25LS15 95 P EA 1.00 1.000 10 0 00/00/00 99/99/99 5381716 IC 16K UV E-PROM 2716-1 96 F EA 2.00 1.000 10 0 00/00/00 99/99/99 5640096 IC 5-BIT SHIFT REG 74LS96 97 P EA 9.00 1.000 10 0 00/00/00 99/99/99 7262010 IC 10-BIT B/A CONV BAC-10 98 P EA 2.00 1.000 10 0 00/00/00 99/99/99		IC HULTIVIRR SN74LS123N	85	PE	A 1.00	1.000	10	0	00/00/00	99/99/99
0041155         IC DEC/DEMULTIPL 74LS155N         88 P EA         1.00 1.000 10         0 00/00/00 79/99/99           0071003         IC 8-BIT REGIST SN74LS374         89 F EA         4.00 1.000 10         0 00/00/00 79/99/99           0071534         IC OCTAL D-TYP FF 74LS534         90 P EA         1.00 1.000 10         0 00/00/00 99/99/99           0330000         IC 2-INPUT NAND 74F00         91 F EA         1.00 1.000 10         0 00/00/00 99/99/99           0340074         IC B-TYPE POS FLOP 74F74         92 F EA         1.00 1.000 10         0 00/00/00 99/99/99           0340109         IC J-K FLOP 74F109         93 F EA         1.00 1.000 10         0 00/00/00 99/99/99           0442163         IC 4-BIT COUNTER 74LS163         94 F EA         1.00 1.000 10         0 00/00/00 99/99/99           0570015         IC SERIAL ADDER AH25LS15         95 F EA         1.00 1.000 10         0 00/00/00 99/99/99           5381716         IC 16K UV E-PROM 2716-1         96 F EA         2.00 1.000 10         0 00/00/00 99/99/99           5640096         IC 5-BIT SHIFT REG 74LS96         97 F EA         9.00 1.000 10         0 00/00/00 99/99/99           7262010         IC 10-BIT B/A CONV BAC-10         98 F EA         2.00 1.000 10         0 00/00/00 99/99/99			86	P E				0	00/00/00	99/99/99
0071003         IC 8-BIT REGIST SN74LS374         89 F EA         4.00 1.000 10         0 00/00/00 99/99/99           0071534         IC 0CTAL I-TYP FF 74LS534         90 F EA         1.00 1.000 10         0 00/00/00 99/99/99           0330000         IC 2-INPUT NAND 74F00         91 F EA         1.00 1.000 10         0 00/00/00 99/99/99           0340074         IC D-TYPE PGS FLOP 74F74         92 F EA         1.00 1.000 10         0 00/00/00 99/99/99           0340109         IC J-K FLOP 74F109         93 F EA         1.00 1.000 10         0 00/00/00 99/99/99           0442163         IC 4-BIT COUNTER 74LS163         94 F EA         1.00 1.000 10         0 00/00/00 99/99/99           0570015         IC SERIAL ADDER AH25LS15         95 F EA         1.00 1.000 10         0 00/00/00 99/99/99           5381716         IC 16K UV E-PRON 2716-1         96 F EA         2.00 1.000 10         0 00/00/00 99/99/99           5640096         IC 5-BIT SHIFT REG 74LS96         97 F EA         9.00 1.000 10         0 00/00/00 99/99/99           7262010         IC 10-BIT B/A CONV DAC-10         98 F EA         2.00 1.000 10         0 00/00/00 99/99/99			87	F' E	A 1.00	1.000	10			
0071534         IC OCTAL D-TYP FF 74L8534         90 P EA         1.00 1.000 10         0 00/00/00 99/99/99           0330000         IC 2-INPUT NAND 74F00         91 P EA         1.00 1.000 10         0 00/00/00 99/99/99           0340074         IC D-TYPE FOS FLDF 74F74         92 P EA         1.00 1.000 10         0 00/00/00 99/99/99           0340109         IC J-K FLDP 74F109         93 P EA         1.00 1.000 10         0 00/00/00 99/99/99           0442163         IC 4-BIT COUNTER 74LS163         94 P EA         1.00 1.000 10         0 00/00/00 99/99/99           0570015         IC SERIAL ADDER AM25LS15         95 P EA         1.00 1.000 10         0 00/00/00 99/99/99           5381716         IC 16K UV E-PROM 2716-1         96 P EA         2.00 1.000 10         0 00/00/00 99/99/99           5640096         IC 5-BIT SHIFT REG 74LS96         97 P EA         9.00 1.000 10         0 00/00/00 99/99/99           7262010         IC 10-BIT B/A CONV DAC-10         98 P EA         2.00 1.000 10         0 00/00/00 99/99/99								0	00/00/00	<del>99/99/9</del> 9
0330000 IC 2-INPUT NAND 74F00 91 F EA 1.00 1.000 10 0 00/00/00 99/99/99 0340074 IC D-TYPE FOS FLDF 74F74 92 F EA 1.00 1.000 10 0 00/00/00 99/99/99 0340109 IC J-K FLDF 74F109 93 F EA 1.00 1.000 10 0 00/00/00 99/99/99 0442163 IC 4-BIT CDUNTER 74LS163 94 F EA 1.00 1.000 10 0 00/00/00 99/99/99 0570015 IC SERIAL ADDER AM25LS15 95 F EA 1.00 1.000 10 0 00/00/00 99/99/99 5381716 IC 16K UV E-PROM 2716-1 96 F EA 2.00 1.000 10 0 00/00/00 99/99/99 5640096 IC 5-BIT SHIFT REG 74LS96 97 F EA 9.00 1.000 10 0 00/00/00 99/99/99 7262010 IC 10-BIT D/A CONV DAC-10 9B F EA 2.00 1.000 10 0 00/00/00 99/99/99										
0340074 IC B-TYPE PGS FLDF 74F74 92 F EA 1.00 1.000 10 0 00/00/00 99/99/99 0340109 IC J-K FLDP 74F109 93 F EA 1.00 1.000 10 0 00/00/00 99/99/99 0442163 IC 4-BIT COUNTER 74LS163 94 F EA 1.00 1.000 10 0 00/00/00 99/99/99 0570015 IC SERIAL ADDER AM25LS15 95 F EA 1.00 1.000 10 0 00/00/00 99/99/99 5381716 IC 16K UV E-PROM 2716-1 96 F EA 2.00 1.000 10 0 00/00/00 99/99/99 5640096 IC 5-BIT SHIFT REG 74LS96 97 F EA 9.00 1.000 10 0 00/00/00 99/99/99 7262010 IC 10-BIT B/A CONV DAC-10 9B F EA 2.00 1.000 10 0 00/00/00 99/99/99										
0340109 IC J-K FLOP 74F109 93 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0442163 IC 4-BIT COUNTER 74LS163 94 P EA 1.00 1.000 10 0 00/00/00 99/99/99 0570015 IC SERIAL ADDER AH25LS15 95 P EA 1.00 1.000 10 0 00/00/00 99/99/99 5381716 IC 16K UV E-PROM 2716-1 96 P EA 2.00 1.000 10 0 00/00/00 99/99/99 5640096 IC 5-BIT SHIFT REG 74LS96 97 P EA 9.00 1.000 10 0 00/00/00 99/99/99 7262010 IC 10-BIT ID/A CONV DAC-10 98 P EA 2.00 1.000 10 0 00/00/00 99/99/99										
0442163         IC 4-BIT COUNTER 74LS163         94 P EA         1.00 1.000         10         0 00/00/00 99/99/99           0570015         IC SERIAL ADDER AH25LS15         95 P EA         1.00 1.000         10         0 00/00/00 99/99/99           5381716         IC 16K UV E-PROM 2716-1         96 P EA         2.00 1.000         10         0 00/00/00 99/99/99           5640096         IC 5-BIT SHIFT REG 74LS96         97 P EA         9.00 1.000         10         0 00/00/00 99/99/99           7262010         IC 10-BIT B/A CONV BAC-10         98 P EA         2.00 1.000         10         0 00/00/00 99/99/99										
0570015         IC SERIAL ADDER AH25LS15         95 P EA         1.00 1.000 10         0 00/00/00 99/99/99           5381716         IC 16K UV E-PRON 2716-1         96 P EA         2.00 1.000 10         0 00/00/00 99/99/99           540096         IC 5-BIT SHIFT REG 74LS96         97 P EA         9.00 1.000 10         0 00/00/00 99/99/99           7262010         IC 10-BIT D/A CONV DAC-10         98 P EA         2.00 1.000 10         0 00/00/00 99/99/99										
5381716         IC 16K UV E-PROM 2716-1         96 F EA         2.00 1.000         10 0 00/00/00 99/99/99           5640096         IC 5-BIT SHIFT REG 74LS96         97 F EA         9.00 1.000         10 0 00/00/00 99/99/99           7262010         IC 10-BIT ID/A CONV DAC-10         98 F EA         2.00 1.000         10 0 00/00/00 99/99/99										
5640096 IC 5-BIT SHIFT REG 74LS96 97 P EA 9.00 1.000 10 0 00/00/00 99/99/99 7262010 IC 10-BIT D/A CONV DAC-10 98 P EA 2.00 1.000 10 0 00/00/00 99/99/99										λ.
7262010 IC 10-BIT D/A CONV DAC-10 98 P EA 2.00 1.000 10 0 00/00/00 59/99/99										
0011003 10 000/00/00 99/99/99 2:00 1:000 10 0 00/00/00 99/99/99										
	0011000		77	rt	B Z+V	1+000				

INDENTED BILL OF MATERIALS

### --------SORTED BY ASSEMBLY PART NUMBER: ITEM NUMBER AS OF 16/05/89

DATABASE: 999

REQUESTER: BRUNG\_K

PAGE NOT

CLASS CODE: SUBASSEMBLIES \_\_\_ PART: F9400-2

DESC: COMPLETED BOARD F9400-2

COMPONENT PART BESCRIPTION RV NUMBER SC UM ASSEMBLY FACTE SEQ TIME  1234567890123456789012345	DATE DATE
208041001   IC 8-BIT DAC MONODAC-08E0   101 F EA   3.00 1.000   10   208041524   IC PULSE WIDTH MODUL 3524   102 F EA   1.00 1.000   10   208110353   IC DUAL OF AMF LF353N   103 F EA   2.00 1.000   10   230110005   DIODE SWITCHING 1N4448   104 F EA   20.00 1.000   10   230150045   BIODE PICOAMPERE BAV 45   105 F EA   2.00 1.000   10   232990641   BIODE ARRAY (HV CASCADE)   106 F EA   1.00 1.000   10   235940060   DIODE RECTIFIER LH60   107 F EA   1.00 1.000   10   235820030   DIODE RECTIFIER LH60   107 F EA   1.00 1.000   10   235820030   DIODE RECTIFIER LH60   108 F EA   1.00 1.000   10   23582036   DIODE RECTIFIER LH MR816   109 F EA   1.00 1.000   10   240415754   DIODE ZENER 6.8V 1N754A   110 F EA   2.00 1.000   10   240423758   BIODE ZENER 6.8V 1N754A   110 F EA   2.00 1.000   10   240425751   BIODE ZENER 5.1V 1N751A   112 F EA   6.00 1.000   10   240425752   DIODE ZENER 5.6V 1N752A   113 F EA   1.00 1.000   10   253010835   DIODE HOT CARRIER HP2806   114 F EA   2.00 1.000   10   253010835   DIODE HOT CARRIER HP2805   115 F EA   12.00 1.000   10   270170002   TRANSISTOR NFN 2N5770   117 F EA   21.00 1.000   10   275170001   TRANSISTOR NFN 2N5962   118 F EA   13.00 1.000   10   275170002   TRANSISTOR NFN 2N5967   120 F EA   4.00 1.000   10   275170002   TRANSISTOR NFN 2N59771   121 F EA   2.00 1.000   10   275170002   TRANSISTOR PNP 2N5771   121 F EA   2.00 1.000   10   275170002   TRANSISTOR FNF 2N5087   120 F EA   4.00 1.000   10   275170002   TRANSISTOR FNF 2N5087   120 F EA   4.00 1.000   10   275170002   TRANSISTOR FNF 2N5087   120 F EA   4.00 1.000   10   275170002   TRANSISTOR FNF 2N5087   120 F EA   4.00 1.000   10   275170002   TRANSISTOR FNF 2N5087   120 F EA   4.00 1.000   10   275170002   TRANSISTOR FNF 2N5087   120 F EA   4.00 1.000   10   275170002   TRANSISTOR FNF 2N5087   120 F EA   4.00 1.000   10   275170002   TRANSISTOR FNF 2N5087   120 F EA   4.00 1.000   10   275170002   TRANSISTOR FNF 2N5087   120 F EA   4.00 1.000   10   275170002   TRANSISTOR FNF 2N5087   120 F EA   4.00 1.000   10	
208041524   IC PULSE WIDTH MODUL 3524   102 P EA	0 00/00/00 99/99/99
208110353   IC RUAL OF AMP LF353M   103 P EA   2.00 1.000   10   230110005   DIODE SWITCHING IN4448   104 P EA   20.00 1.000   10   230150045   DIODE PICDAMPERE BAV 45   105 P EA   2.00 1.000   10   232990641   DIODE ARRAY (HV CASCADE)   106 P EA   1.00 1.000   10   235040060   DIODE RECTIFIER LH60   107 P EA   1.00 1.000   10   235820030   DIODE RECTIFIER EGP30D   108 P EA   1.00 1.000   10   235930816   DIODE RECTIFIER 1A MR816   109 P EA   1.00 1.000   10   240415754   DIODE ZENER 6.8V 1N754A   110 P EA   2.00 1.000   10   240423758   DIODE ZENER 7.5V 1N758B   111 P EA   6.00 1.000   10   240425751   DIODE ZENER 5.1V 1N751A   112 P EA   1.00 1.000   10   240425752   DIODE ZENER 5.6V 1N752A   113 P EA   1.00 1.000   10   253010800   DIODE HOT CARRIER HP2800   114 P EA   2.00 1.000   10   253010835   DIODE HOT CARRIER HP2800   114 P EA   2.00 1.000   10   270170001   TRANSISTOR NFN 2N5770   117 P EA   21.00 1.000   10   270170002   TRANSISTOR NFN 2N5762   118 P EA   1.00 1.000   10   270170002   TRANSISTOR NFN 2N5762   118 P EA   4.00 1.000   10   275170001   TRANSISTOR PNP 2N5907   119 P EA   4.00 1.000   10   275170002   TRANSISTOR PNP 2N5907   120 P EA   4.00 1.000   10   275170002   TRANSISTOR PNP 2N59771   121 P EA   2.00 1.000   10   275170002   TRANSISTOR PNP 2N5771   121 P EA   2.00 1.000   10   275170002   TRANSISTOR PNP 2N5771   121 P EA   2.00 1.000   10   275170002   TRANSISTOR PNP 2N5771   121 P EA   2.00 1.000   10   275170002   TRANSISTOR PNP 2N5771   121 P EA   2.00 1.000   10   275170002   TRANSISTOR PNP 2N5771   121 P EA   2.00 1.000   10   275170002   TRANSISTOR PNP 2N5771   121 P EA   2.00 1.000   10   275170002   TRANSISTOR PNP 2N5771   121 P EA   2.00 1.000   10   275170002   TRANSISTOR PNP 2N5771   121 P EA   2.00 1.000   10   275170002   TRANSISTOR PNP 2N5771   121 P EA   2.00 1.000   10   275170002   TRANSISTOR PNP 2N5771   121 P EA   2.00 1.000   10   275170002   TRANSISTOR PNP 2N5771   121 P EA   2.00 1.000   10   275170001   275170001   275170001   275170001   275170001   27517000	0 00/00/00 99/99/99
230110005   DIODE SWITCHING IN4448   104 P EA   20.00 1.000 10   10   230150045   DIODE PICDAMPERE BAV 45   105 P EA   2.00 1.000 10   10   232990641   DIODE ARRAY (HV CASCADE)   106 P EA   1.00 1.000 10   10   235040060   DIODE RECTIFIER LH60   107 P EA   1.00 1.000 10   10   235820030   DIODE RECTIFIER EGP30D   108 P EA   1.00 1.000 10   10   235930816   DIODE RECTIFIER 1A MR816   109 P EA   1.00 1.000 10   10   240415754   DIODE ZENER 6.8V 1N754A   110 P EA   2.00 1.000 10   10   240423958   DIODE ZENER 6.8V 1N754A   110 P EA   2.00 1.000 10   10   240425751   DIODE ZENER 7.5V 1N958B   111 P EA   6.00 1.000 10   10   240425752   DIODE ZENER 5.1V 1N751A   112 P EA   1.00 1.000 10   10   253010800   DIODE HOT CARRIER HP2800   114 P EA   2.00 1.000 10   253010835   DIODE HOT CARRIER HP2800   114 P EA   2.00 1.000 10   10   270170001   TRANSISTOR NPN 2N5770   117 P EA   21.00 1.000 10   10   270170002   TRANSISTOR NPN 2N5770   117 P EA   21.00 1.000 10   10   275170001   TRANSISTOR PNP 2N5977   120 P EA   4.00 1.000 10   275170002   TRANSISTOR PNP 2N5977   120 P EA   4.00 1.000 10   275170002   TRANSISTOR PNP 2N5771   121 P EA   2.00 1.000 10   275170002   TRANSISTOR PNP 2N5771   121 P EA   2.00 1.000 10   275170002   TRANSISTOR PNP 2N5771   121 P EA   2.00 1.000 10   275170002   TRANSISTOR PNP 2N5771   121 P EA   2.00 1.000 10   275170002   TRANSISTOR PNP 2N5771   121 P EA   2.00 1.000 10   280190513   TRANSISTOR FET *N* IRF513   122 P EA   2.00 1.000 10   280190513   TRANSISTOR FET *N* IRF513   122 P EA   2.00 1.000 10   280190513   TRANSISTOR FET *N* IRF513   122 P EA   2.00 1.000 10   280190513   TRANSISTOR FET *N* IRF513   122 P EA   2.00 1.000 10   280190513   TRANSISTOR FET *N* IRF513   122 P EA   2.00 1.000 10   280190513   TRANSISTOR FET *N* IRF513   122 P EA   2.00 1.000 10   280190513   TRANSISTOR FET *N* IRF513   122 P EA   2.00 1.000 10   280190513   TRANSISTOR FET *N* IRF513   122 P EA   2.00 1.000 10   280190513   TRANSISTOR FET *N* IRF513   122 P EA   2.00 1.000 10   280190513   TRANSISTOR FET	0 00/00/00 99/99/99
230150045   DIODE PICDAMPERE BAV 45   105 F EA   2.00 1.000   10	0 00/00/00 99/99/99
232990641       DIODE ARRAY (HV CASCADE)       106 P EA       1.00 1.000 10         235040060       DIODE RECTIFIER LM60       107 P EA       1.00 1.000 10         235820030       DIODE RECTIFIER EGP30D       108 P EA       1.00 1.000 10         235930816       DIODE RECTIFIER 1A MR816       109 P EA       1.00 1.000 10         240415754       DIODE ZENER 6.8V 1N754A       110 P EA       2.00 1.000 10         240423958       DIODE ZENER 7.5V 1N958B       111 P EA       6.00 1.000 10         240425751       DIODE ZENER 5.1V 1N751A       112 P EA       1.00 1.000 10         240425752       DIODE ZENER 5.6V 1N752A       113 P EA       1.00 1.000 10         253010800       DIODE HOT CARRIER HP280G       114 P EA       2.00 1.000 10         253010835       DIODE HOT CARRIER HF2835       115 P EA       12.00 1.000 10         270170001       TRANSISTOR NPN 2N577O       117 P EA       21.00 1.000 10         275110001       TRANSISTOR PNP 2N2907A       119 P EA       4.00 1.000 10         275170002       TRANSISTOR PNP 2N5771       121 P EA       2.00 1.000 10         280190513       TRANSISTOR FET "N' IRF513       122 P EA       2.00 1.000 10	0 00/00/00 99/99/99
235040060       BIODE RECTIFIER LH60       107 F EA       1.00 1.000 10         235820030       DIODE RECTIFIER EGP30D       108 P EA       1.00 1.000 10         235930816       BIODE RECTIFIER 1A MR816       109 F EA       1.00 1.000 10         240415754       DIODE ZENER 6.8V 1N754A       110 P EA       2.00 1.000 10         240423958       BIODE ZENER 7.5V 1N958B       111 P EA       6.00 1.000 10         240425751       BIODE ZENER 5.1V 1N751A       112 P EA       1.00 1.000 10         240425752       BIODE ZENER 5.6V 1N752A       113 P EA       1.00 1.000 10         253010800       BIODE HOT CARRIER HP2806       114 P EA       2.00 1.000 10         253010835       BIODE HOT CARRIER HF2835       115 P EA       12.00 1.000 10         270170001       TRANSISTOR NPN 2N5770       117 P EA       21.00 1.000 10         275110001       TRANSISTOR PNP 2N2907A       119 P EA       4.00 1.000 10         275170002       TRANSISTOR PNP 2N5771       121 P EA       20.00 1.000 10         275170002       TRANSISTOR PNP 2N5771       121 P EA       20.00 1.000 10         280190513       TRANSISTOR FET 'N' IRF513       122 P EA       2.00 1.000 10	0 00/00/00 99/99/99
235820030       DIOUE RECTIFIER EGP30D       108 P EA       1.00 1.000 10         235930816       DIOUE RECTIFIER 1A MR816       109 P EA       1.00 1.000 10         240415754       DIOUE ZENER 6.8V 1N754A       110 P EA       2.00 1.000 10         240423958       DIOUE ZENER 7.5V 1N958B       111 P EA       6.00 1.000 10         240425751       DIOUE ZENER 5.6V 1N751A       112 P EA       1.00 1.000 10         240425752       DIOUE ZENER 5.6V 1N752A       113 P EA       1.00 1.000 10         253010800       DIOUE HOT CARRIER HP2800       114 P EA       2.00 1.000 10         253010835       DIOUE HOT CARRIER HP2835       115 P EA       12.00 1.000 10         270170001       TRANSISTOR NPN 2N5770       117 P EA       21.00 1.000 10         275110001       TRANSISTOR PNP 2N2907A       119 P EA       4.00 1.000 10         275170001       TRANSISTOR PNP 2N5087       120 P EA       4.00 1.000 10         275170002       TRANSISTOR PNP 2N5771       121 P EA       20.00 1.000 10         280190513       TRANSISTOR FET 'N' IRF513       122 P EA       2.00 1.000 10	0 00/00/00 99/99/99
235930816     DIODE RECIIFIER 1A MR816     109 P EA 1.00 1.000 10     240415754     DIODE ZENER 6.8V 1N754A 110 P EA 2.00 1.000 10     240423958     DIODE ZENER 7.5V 1N958B 111 P EA 6.00 1.000 10     240425751    DIODE ZENER 5.1V 1N751A 112 P EA 1.00 1.000 10     240425752    DIODE ZENER 5.6V 1N752A 113 P EA 1.00 1.000 10     253010800    DIODE HOT CARRIER HP2806 114 P EA 2.00 1.000 10     253010835    DIODE HOT CARRIER HP2835 115 P EA 12.00 1.000 10     270170001    TRANSISTOR NPN 2N5770 117 P EA 21.00 1.000 10     270170002    TRANSISTOR NPN 2N5962 118 P EA 13.00 1.000 10     275170001    TRANSISTOR PNP 2N2907A 119 P EA 4.00 1.000 10     275170001    TRANSISTOR PNP 2N5087 120 P EA 4.00 1.000 10     275170002    TRANSISTOR PNP 2N5771 121 P EA 2.00 1.000 10     275170002    TRANSISTOR PNP 2N5771 121 P EA 2.00 1.000 10     275170002    TRANSISTOR PNP 2N5771 121 P EA 2.00 1.000 10	0 00/00/00 99/99/99
240415754       DIODE ZENER 6.8V 1N754A       110 P EA       2.00 1.000 10         240423958       DIODE ZENER 7.5V 1N958B       111 P EA       6.00 1.000 10         240425751       DIODE ZENER 5.1V 1N751A       112 P EA       1.00 1.000 10         240425752       DIODE HOT CARRIER HP2800       114 P EA       2.00 1.000 10         253010800       DIODE HOT CARRIER HP2805       115 P EA       12.00 1.000 10         253010835       DIODE HOT CARRIER HP2835       115 P EA       12.00 1.000 10         270170001       TRANSISTOR NPN 2N5770       117 P EA       21.00 1.000 10         275110001       TRANSISTOR PNP 2N2907A       119 P EA       4.00 1.000 10         275170001       TRANSISTOR PNP 2N5087       120 P EA       4.00 1.000 10         275170002       TRANSISTOR PNP 2N5771       121 P EA       20.00 1.000 10         275170002       TRANSISTOR FNP 2N5771       121 P EA       20.00 1.000 10         280190513       TRANSISTOR FET 'N' IRF513       122 P EA       2.00 1.000 10	0 00/00/00 99/99/99
240425751 BIODE ZENER 5.10 1N751A 112 P EA 1.00 1.000 10 240425752 BIODE ZENER 5.6V 1N752A 113 P EA 1.00 1.000 10 253010800 BIODE HOT CARRIER HP2800 114 P EA 2.00 1.000 10 253010835 BIODE HOT CARRIER HF2835 115 P EA 12.00 1.000 10 270170001 TRANSISTOR NPN 2N5770 117 P EA 21.00 1.000 10 270170002 TRANSISTOR NPN 2N5962 118 P EA 13.00 1.000 10 275110001 TRANSISTOR PNP 2N2907A 119 P EA 4.00 1.000 10 275170001 TRANSISTOR PNP 2N5087 120 P EA 4.00 1.000 10 275170002 TRANSISTOR PNP 2N5087 120 P EA 4.00 1.000 10 275170002 TRANSISTOR PNP 2N5771 121 P EA 20.00 1.000 10 280190513 TRANSISTOR FET 'N' IRF513 122 P EA 2.00 1.000 10	0 00/00/00 99/99/99
240425751 BIODE ZENER 5.10 1N751A 112 P EA 1.00 1.000 10 240425752 BIODE ZENER 5.6V 1N752A 113 P EA 1.00 1.000 10 253010800 BIODE HOT CARRIER HP2800 114 P EA 2.00 1.000 10 253010835 BIODE HOT CARRIER HF2835 115 P EA 12.00 1.000 10 270170001 TRANSISTOR NPN 2N5770 117 P EA 21.00 1.000 10 270170002 TRANSISTOR NPN 2N5962 118 P EA 13.00 1.000 10 275110001 TRANSISTOR PNP 2N2907A 119 P EA 4.00 1.000 10 275170001 TRANSISTOR PNP 2N5087 120 P EA 4.00 1.000 10 275170002 TRANSISTOR PNP 2N5087 120 P EA 4.00 1.000 10 275170002 TRANSISTOR PNP 2N5771 121 P EA 20.00 1.000 10 280190513 TRANSISTOR FET 'N' IRF513 122 P EA 2.00 1.000 10	0 00/00/00 79/99/99
253010800 DIODE HOT CARRIER HP2800 114 P EA 2.00 1.000 10 253010835 DIODE HOT CARRIER HP2835 115 P EA 12.00 1.000 10 10 270170001 TRANSISTGR NFN 2N5770 117 P EA 21.00 1.000 10 270170002 TRANSISTOR NPN 2N5962 118 P EA 13.00 1.000 10 275110001 TRANSISTOR PNP 2N2907A 119 P EA 4.00 1.000 10 275170001 TRANSISTOR PNP 2N5087 120 P EA 4.00 1.000 10 275170002 TRANSISTOR PNP 2N5771 121 P EA 20.00 1.000 10 280190513 TRANSISTOR FET 'N' IRF513 122 P EA 2.00 1.000 10	<b>0 00/0</b> 0/60 29/ <b>99/9</b> 9
253010835 BIODE HOT CARRIER HF2835 115 F EA 12.00 1.000 10 10 10 10 10 10 10 10 10 10 10 10	0 00/00/00 99/99/99
7       270170001       TRANSISTGR NFN 2N5770       117 P EA       21.00 1.000 10         270170002       TRANSISTOR NPN 2N5962       118 P EA       13.00 1.000 10         275110001       TRANSISTOR PNP 2N2907A       119 P EA       4.00 1.000 10         275170001       TRANSISTOR PNP 2N5087       120 P EA       4.00 1.000 10         275170002       TRANSISTOR PNP 2N5771       121 P EA       20.00 1.000 10         280190513       TRANSISTOR FET 'N' IRF513       122 P EA       2.00 1.000 10	0 <b>00</b> /00/60 99/99/99
270170002       TRANSISTOR NPN 2N5962       118 P EA       13.00 1.000 10         275110001       TRANSISTOR PNP 2N2907A       119 P EA       4.00 1.000 10         275170001       TRANSISTOR PNP 2N5087       120 P EA       4.00 1.000 10         275170002       TRANSISTOR PNP 2N5771       121 P EA       20.00 1.000 10         280190513       TRANSISTOR FET 'N' IRF513       122 P EA       2.00 1.000 10	0 00/00/00 99/99/99
275110001       TRANSISTOR PNP 2N2907A       119 P EA       4.00 1.000 10         275170001       TRANSISTOR PNP 2N5087       120 P EA       4.00 1.000 10         275170002       TRANSISTOR PNP 2N5771       121 P EA       20.00 1.000 10         280190513       TRANSISTOR FET 'N' IRF513       122 P EA       2.00 1.000 10	0.00/00/00 99/99/99
275170001     TRANSISTOR PNP 2N5087     120 P EA     4.00 1.000 10       275170002     TRANSISTOR PNP 2N5771     121 P EA     20.00 1.000 10       280190513     TRANSISTOR FET 'N' IRF513     122 P EA     2.00 1.000 10	0 00/00/00 99/99/99
275170002     TRANSISTOR PNP 2N5771     121 P EA     20.00 1.000 10       280190513     TRANSISTOR FET 'N' IRF513     122 P EA     2.00 1.000 10	0 00/00/00 99/97/99
280190513 TRANSISTOR FET "N' IRF513 122 P EA 2.00 1.000 10	0 00/00/00 99/79/99
	0 00/00/00 99/99/99
280190642 1R8851510R FET "N" 1RF642 123 P ER 1,000 10	0 00/00/00 99/99/99
·	0 00/00/00 99/99/99
281190523 TRANSISTOR FET 'F' 9523 124 P EA 2,00 1,000 10	0 06/00/00 99/99/99
300050001 CHOKE FERRITE SINGLE LEAD 125 P EA 1.00 1.000 10	0 00/00/00 99/99/99
301016103 INDUCTOR MOLDED 10 UH 126 P EA 3.00 1.000 10	0 00/00/00 99/99/99
302380480 FILTER CHOKE 2 AMP 48 UH 127 P EA 1.00 1.000 10	0 00/00/00 99/99/99
- 377051004 LABEL 'DANGER HI VOLTAGE' 128 P EA 1.00 1.000 10 400000318 SOCKET IC OPEN FRAME 18 129 P EA 2.00 1.000 10	0 06/06/00 99/99/99 0 00/06/06 99/99/99
	0 00/00/00 59/99/99
400331016         SDCKET IC ST DIP-16         130 F EA         3.00 1.000 10           400341024         SDCKET IC ST DIP-24         131 F EA         2.00 1.000 10	0 00/00/00 99/99/99
400341024 SOCKET IC ST DIP-24 131 P EA 2.00 1.000 10 408063005 W-W PIN, DNE SIDE, 1 WRAP 132 P EA 6.00 1.000 10	0 00/00/00 99/97/99
429220001 SWITCH THERMAL 1A N.O. 133 P EA 1.00 1.000 10	0 00/00/00 99/99/99
440290001 TRANSFORMER HV SWITCHING 134 P EA 1.00 1.000 10	0 00/00/30 99/99/99
454110003 HDR SOLD TAIL/MALE PIN 3 135 P EA 2.00 1.000 10	0 00/00/00 99/99/99
454111008 HDR SOLD TAIL/MALE PIN 8 136 F EA 1.00 1.000 10	0 00/00/00 59/99/99
4541210G3 BLGS FOR SOCKETS 3-PIN 137 P EA 1.00 1.000 10	0 00/00/00 97/99/99
454310002 HDR DIP SOLD TO PC BD 2 138 P EA 17.00 1.000 10	0.00/00/00 99/99/99
454311003 HDR DIF SOLDER TO MALE 3 139 P EA 2.00 1.000 10	0 00/00/00 99/99/99
454312004 HDR. MALE PIN TO WW (2X2)4 140 F EA 2.00 1.000 10	0 00/00/00 99/99/39
454610032 HDR DIP SQLD TO MALE 32 141 P EA 1.00 1.000 10	0 06/00/00 95/99/99
454902001 KEYING PLUG (SNAP IN) BLK 142 P EA 3.00 1.000 10	0 00/00/00 99/99/99
485011001 GROWNET 10HN OD 5MN ID 143 P EA 1.00 1.000 10	0 00/00/00 99/99/79
( J00110001 TRANSIPAD 'SMALL' 144 P EA 2.00 1.000 10	0 00/00/00 99/99/99
500460005 MOUNTING KIT FOR TO-220 145 F EA 4.00 1.000 10	0 00/00/00 99:79:79
550430106 SCREW CYL HD PHIL M3X6 146 P EA 7.00 1.000 10	(F 00700700 99799799
550430108 SCREW CYL HD PHIL M3X8 147 P EA 4.00 1.000 10	0 00/00/00 29/99/29
350440106 SCREW CYL HD PHIL H4X6 148 P EA 2,00 1,000 10	0 00/00/00 99/99/99
550440108 SCRFW CYL HD PHIL MAX3 149 F EA 2.00 1.000 10	0.00/00/00.99/99/99

MFG:RE:291:2 LeCros SA MANUFACTURING MANAGEMENT DATABASE 999 16-MAY-1989 09:42

INDENTED BILL OF MATERIALS  DATABASE: 999

REQUESTER! BRUND\_K

PAGE NO:

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS CF 16/05/89

CLASS CODE:

SURASSEMBLIES PART: F9400-2

DESC: COMPLETED BOARD F9400-2

COMPONENT PART	DESCRIPTION	ITEN RV NUNBR SI		ACCEMBLY	YIELD FACTR	T0	OFFSET LEAD TIME	•		INACTIVE
1234567890123456789012345		C Aditor VA	o jon	MODERDL:	THUIN	2E4	1100	_	DATE	DATE
551430300	WASHER SHAKEPROOF H3	150 F	EΑ	11.00	1.000	10		n.	00/00/00	99/99/99
551440300	WASHER SHAKEPROOF M4	151 P	EA		1.000	10				99/99/99
552430100	NUT HEX M3	152 P	EA		1.000					99/99/99
553230113	SPACER HEX M3X13MM	153 F	ΕA		1.000	10				99/99/99
554900201	SHOULDER WASHER	154 P	EA	1.00	1,000	10				99/99/99
585252354	RIVET HOLLO₩ 2,5X9HH	155 F	EA	2.00	1.000	10				99/99/99
594120003	TIEWRAP	156 P	EA	1.00	1.000	10		0	00/00/00	99/99/99
709400201	FET SUPPORT BAR 9400-2	158 B	ΕA	1.00	1.000	10		0	00/00/00	99/99/99
709400211	UPPER COVER 9400-2	159 B	ΕA	1.00	1.000	10		Q	00/00/00	99/99/99
709400221	LOWER HV COVER 9400-2	160 B	EA	1.00	1.000	. 10		0	00/00/00	99/99/99
709400231	HV MULTIPLIER SUPPORT	161 B	ΕÁ	1.00	1.000	10		0	00/00/00	99/99/99
719400203	PC BD PREASS'Y 9400-2	162 B	ΕA	1.00	1.000	10		0	00/00/00	99/99/99
270110003	TRANSISTOR NPN 2N2222A	163 P	EA	7.00	1.000	0		Ò	12/04/89	99/99/99
161335512	RES COMP 1/4W 5% 5.1 K	164 P	ΕA	3.00	1.000	0		0	12/04/89	99/99/99
161335332	RES COMP 1/4W 5% 3.3 K	165 P	ΕA	1.00	1.000	0		0	12/04/89	99/99/99

DATADASE: 999

REBUESTER: PRUNO\_N
PAGE NO:

# SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS OF 16/05/89

CLASS CODE: 2 SUBASSEMBLIES PART: V9400-3A

DESC: VARIANT SUB'Y V9400-3A UON: EA SC: R REV:

DEDCT ANKTHUL DOD I ANAON-OH	UUSI EH SUI K KEVI									
					awu nes			OFFSET		
MAYARIENT NAST	***********				QTY PER	YIELD		LEAD	EFFECTIV	
COMPONENT PART	DESCRIPTION	RV NU	MBR SU	UM	ASSEMBLY	FACTR	9F3	TIME	DATE	DATE
	***************************************									
F9400-3A	COMPLETED BOARD F9400-3A	A	1 B			1.000			00/00/00	
102412100	CAF CERA DISC 100V 10 PF		1 P			1.000			00/00/00	
103307103	CAP CERA MONO 50V .01 UF		2 F			1,000			00/00/00	
103327102	CAP CERA MOND 50V .001 UF		3 F			1.000			00/00/00	
103427104	CAF CERA MONO 100V .1 UF		4 P			1.000			00/00/00	
	CAF CERA MONO 100V 330 PF		5 P			1.000			00/00/00	
142824685	CAP TANT DIP CASE 6.8 UF		6 P			1,000			00/00/00	
146424106	CAP MINI ALUM 20% 10 UF		7 P			1.000			00/00/00	
146554476	CAP HINI ALUH 20% 47 UF				4.00	1.000			00/00/00	
158849009	CAP VARIABLE .5 - 2.5 PF		9 P	EΑ	1.00	1,000	10	0	00/00/00	99/99/99
158849010	CAP VARIABLE 1 - 5 PF		10 P	EΑ	1.00	1.000	10	) (	00/00/00	99/99/99
161225100	RES COMP 1/8W 5% 10 OHMS		11 P	ΕA	2.00	1.000	10	Q	00/00/00	99/99/99
161225101	RES COMP 1/8W 5% 100 DHMS		12 P	EΑ	3.00	1,000	10	) (	00/00/00	99/99/99
161225102	RES 1/8W 5Z 1K		13 F			1,000			00/00/00	
161225152	RES COMP 1/8W 5% 1.5 K					1.000			00/09/00	
161225161	RES COMP 1/8W 5% 160 OHMS		15 F			1.000			00/00/00	
161225220	RES COMP 1/SW 5% 22 OHMS		16 F			1.000			00/00/00	
161225300	RES COMP 1/8W 5% 30 OHMS		17 P			1.000			00/00/00	
161225331	RES COMP 1/8W 5% 330 OHMS		18 P			1.000			) 00/00/00 ) 00/00/00	
161225471	RES COMP 1/8W 5% 470 OHMS		19 P			1.000			00/00/00	
161225510	RES COMP 1/8W 5% 51 OHMS		20 P			1.000			) <b>00</b> 7057 <b>0</b> 0 ) <b>00</b> 705700	
			20 F						00/00/00	
161225621	RES CARBON FILM 620 OHMS					1,000				
161225680	RES CONF 1/8W 5% 68 OHMS		22 P			1.000			00/00/00	
161225751	RES COMP 1/8W 5% 750 OHMS		23 P			1.000			00/00/00	
161225911	RES CARBON FILM 910 OHMS		24 P			1.000			00/00/00	
161335102	RES COMP 1/4N 5% 1 K		25 P			1.000			00/00/00	
161335103	RES COMF 1/4W 5% 10 K		26 F			1,000			00/00/00	
161335151	RES COMP 1/4W 5% 150 OHMS		27 P			1.000	1(		00/00/00	
161335181	RES COMP 1/4W 5% 180 OHMS		28 P	Ēя	1.00	1,000	14	) (	00/00/(4	99/99/9
161335201	RES COMP 1/4W 5% 200 OHMS		29 P	EΑ	2.00	1.000	1(	) (	00/00/00	99/99/9
161335431	RES COMP 1/4W 5% 430 OHMS		30 F	ĘΔ	1,00	1.000	1(	) (	) 00/00/00	9979975
161335620	RES COMP 1/4W 5% 62 OHMS		31 F	ΕÁ	4.00	1.000	1(	) (	00/00/00	99/99/9
161335820	RES COMP 1/4W 5% 82 OHMS RES COMP 1/4W 5% 820 OHMS		32 F	Éн	2.00	1.000	1(	) (	00/00/00	99/99/9
161335821	RES COMP 1/4W 5% 820 DHMS		33 F	ĒΑ	3,00	1,000	10	) (	00/00/00	99/99/9
161335910	RES COMP 1/4W 5% 91 OHMS		34 F	ΕA	1,00	1.000	1/	) (	90/00/00	9979975
168531217	RES PREC RNSSD 14.7 OHMS		35 P	ΕĤ	1,00	1.000	. 10	) (	00/00/00	99/99/9
168531281	RES PREC RM55D 48.1 OHMS		36 P	EΑ	1.00	1.000	10	) (	00/00/00	99/90/9
168531325	RES PREC RN550 196 OHMS		37 F	ΕA	1.00	.1,000	10	) (	00/00/00	99/99/9
168531357	RES PREC RM550 422 OHMS		38 P	ΕA	1.00	1.000	14	i (	00/00/00	9979979
168531381	RES PREC RN550 750 OHMS			ΕA		1.000			00/00/00	
168531425	RES PREC RN55D 2.15 K			EΑ		1,000			00/00/00	
168531489	RES PREC RN550 10.0 K			ĒΑ		1,000			00/00/00 00/00/00	
179227202	RES MARI CERMET 2K			EH		1.000		•	00/00/00 - 00 00/00/00	
181437101	RES VARI CERMET 100 OHMS			EA		1.000			00/00/00	
181437102	RES VARI CERMET 1 K			EA		1.000			00/00/00	
181437103	RES VARI CERMET 10 K			Ен		1,000			00/00/00	
181437201	RES VARI CERMET 200 OHMS		46 P			1.000			0.000000	
181437501	RES VARI CERMET 500 OHMS		47 F			1,000		-	0.04000400	
190042151	RESISTOR NETWORK 150 OHMS		- 46- Fi	En	1-0(		) į	· · · · · · · · · · · · · · · · · · ·	0-06/06/04	( . <b>9</b> 9799/3:

INDENTED BILL OF MATERIALS

REQUESTER: BRUND\_K PAGE NO!

DATABASE: 999

# SORTED BY ASSEMBLY FART MUMBER: ITEM MUMBER AS OF 16/05/89

ASS CODE: BASSEMBLIES RT: U9400-3A

SC: VARIANT SHR'Y U9400-3A

HOM: EV CC: D DEH

SC: VARIANT SUB'Y V9400-3A	UOM: EA SC: R REV:											
								ROUTE	OFFSET			
			ITEM			OLA BEK	ALETD		LEAD		EFFECTIV	INACTIVE
MPONENT PART	DESCRIPTION	R۷	NUKER	SC	UK	ASSEMBLY	FACTR	SEQ	TIME		DATE	DATE
34567890123456789012345												
			49				1.000				00/00/00	
70042471	RESISTOR NETWORK 470 OHMS		50				1.000	10			00/00/00	
70642471	RESISTOR NETWORK 470 OHMS		51				1,000	10			00/00/00	
90842471	RESISTOR NETWORK 470 DHMS		52		EA		1.000	10			00/00/00	
00031028	IC 2-IN NAND GT SN74LSOON		53		EA		1.000	10			00/00/00	
	IC HEX INVERTER SN74LS04N		54		ΕA		1.000	10			00/00/00	
00031057	IC 3-IN PGS NOR SN74LS27N		55		EA		1.000	10			00/00/00	
00031086	IC 2-IN AND GAT SN74LSOBN		56		EA		1.000	10			00/00/00	
00032010	IC 2-IN NAND BUF 74LS38PC		57		EA		1.000	10			00/00/00	
30041027					EA		1.000	10			00/00/00	
20041062	IC DEC/DEMULTF SN74LS138N		59		EA		1.000	10			00/00/00	
30071001	IC 8 X BUFFER SN74LS240		60		EA		1.000	10			00/00/00	
00340117	IC DUAL OR-AND MC10H117		61		EA		1.000	10			00/00/00	
00340378	IC PARALLEL D REG 74F378		62		ΕĄ		1.000	10			00/00/00	
00344131	IC DUAL D M-S FLOP 10H131		63		EA		1.000	10		-	00/00/00	
00344176	IC HEX II H-S FLOP 10H176		64		EA		1.000	10			00/00/00	
90371374	IC D-TYP FLOP 74F374PC		65		EA		1.000	10			00/00/00	
04022002	IC HEX P M-S F-F MC10176L		66		EA		1.000	10				99/99/99
04042002	IC NOR GATE MC10102F		67	-	EA		1.000					99/99/99
04042008	IC QUAD TRANSL MC10125P		88		ΕÀ		1.000	10			00/00/00	
04042011	IC LINE RECEIVER MC10116P		69		ΕA		1,000				00/00/00	
04042141	IC SHIFT REGISTER HC10141		70				1.000				00/00/00	
04043231	IC TYPE D FLOP MC10231P		71		EA		1.000	10			00/00/00	
05280316	IC 2KX8 SRAM UM6116-3		72		EA		1.000	10			06/04/89	
37200200	TC 8-BIT FLASH ADC 77200		73		EA		1.000	10			00/00/00	
77444116	IC TRIPL LINE RCVR 10H116		74		ΕA		1.000	10			00/00/00	
08011356	IC JEET OF AMP LF356A		75		ΕA		1.000	10		_	00/00/00	
38122002	IC VOLT REG POS UA7805		76		EA		1.000	10			00/00/00	
38124002	IC VOLT REG -5V UA7905UC		77		EA		1,000	10			00/00/00	
08591320	IC NEG VOLT REG LM320		78				1.000	10			00/00/00	
08591340	IC POS VOLT REG LM340		79				1.000	10			00/00/00	
30110005	DIODE SWITCHING 1N4448		80 81				1.000	10			00/00/00	
40425750	DIODE ZENER 4.7V 1N750A		w.		EA		1.000	10		_	00/00/00	
70170001	TRANSISTOR NPN 2N5770			b.			1.000				00/00/00	
71170090	TRANSISTOR NPN UHF BFR90			þ			1.000				00/00/00	
75030032	TRANSISTOR PNP UHF BF032		84		EA		1.000				00/00/00	
75110001	TRANSISTOR FNP 2N2907A		85		ΕÁ		1.000				00/00/00	
90140010	DELAY LINE 10 N-SEC		86		EA		1.000				00/00/00	
00010001	READ SHIELDING FERRITE		87		EA		1.000				00/00/00	
00050001 05760005	CHOKE FERRITE SINGLE LEAD		88		EA		1.000				00/00/00	
05764110	SOCKET SPRING SINGLE WIRE SOCKET SINGLE WIRE 10-POS			P			1.000				00/00/00	
54310002	HDR DIP SOLD TO PC RD 2			P			1,000				00/00/00	
54314016	HDR DIP SOLD TO MALE 16		92		EA		1.000					99/99/99
54370012												
54610096	HEADER 2-SIDED FEMALE 12			P			1.000					99/99/99
80033001	HDR DIP SOLD TO MALE 96 CABLE CO-AX 30CH SNE-SNC			P			1.000					99/99/99
				f			1.000					99/99/99
50430106 51430100	SCREW CYL HD PHIL M3X6			F			1.000					99/99/99
21430160	FLAT WASHER M3			P	t.A	4.07	1.000	10		0	00/00/00	99/99/99

MFG:RE:291:2 LeCros SA MANUFACTURING MANAGEMENT DATABASE 999

16-MAY-1989 09:42

# INDENTED BILL OF MATERIALS

REQUESTER! BRUNOLE

DATABASE: 999

PAGE NO:

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS OF 16/05/89

-- CLASS CODE:

SUBASSEMBLIES

PART: V9400-3A TRESC: VARIANT SUB'Y V9400-3A

TEDC: AWING DOD ! ANDO DU	DURE MY DUF IS THAT							ROUTE	OFFSET		
		n.	ITEH	00	- '	OTY PER	YIELD	TO	LEAR	EFFECTIV DATE	INACTIVE DATE
COMPONENT PART	DESCRIPTION	KV	NUMBE	50	Uff	ASSEMBLY	FRUIN	5E.U	11170	THIC	THIC
1234567890123456789012345	7 am em en en en en an de										
552430100	NUT HEX M3		93	P	EΑ	4,00	1.000	10	0	00/00/00	99/99/99
585252354	RIVET HOLLOW 2,5X9HM		99	F	EA	2.00	1.000	10	0	00/00/00	99/99/99
719400313	PC BD PREASS'Y 9400-3A		100	E	ĒΑ	1.00	1.000	10	0	00/00/00	99/99/99
HSH202	IC SAMPLE % HOLD HSH202		101	B	ΕÀ	1.00	1.000	10	0	00/00/00	99/99/99

16-MAY-1989 09:42

# INDENTED BILL OF MATERIALS

DATARASE: 999

REQUESTER: BRUNO\_K

PAGE NO:

# SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS OF 16/05/89

CLASS CODE; SUBASSEMBLIES PART: V9400-4

DESC: VARIANT SUBYY V9400-4	UOM: EA SC: R REV:									
		ITEH RV NUMBR SO	57 1111 *	OTY. PER	YIELD	TO	OFFSET LEAD			INACTIVE
1234567890123456789012345	DESCRIFTION	o adnon va	, un	Habenbli	FBGIK	25.0	IIAE		DATE	DATE
F9400-4	COMPLETED ROADS EQANO-A	1 B			1.000					99/99/99
102412047	CAP CERA DISC 1000 4.7 PF	1 P			1.000	10				99/99/99
102412056	CAP CERA DISC 100V 5.6 PF	2 6			1.000	10				99/99/99
102412180	CAP CERA DISC 100V 18 PF	3 P	ΕA	1,00	1,000	10				99/99/99
102412330	CAP CERA DISC 100V 5.6 PF CAP CERA DISC 100V 18 PF CAP CERA DISC 100V 33FF CAP CERA DISC 100V 82 PF CAP CERA MONO 50V .01 UF CAP CERA MONO 100V .1 UF	4 P			1.000	10				99/99/99
102412820	CAF CERA DISC 100V 82 PF	5 P	ĒΑ		1.000	10				99/99/99
103307103	CAP CERA MONO 50V .01 UF	6 P	ΕA		1.000	10				99/99/99
103427104	CAF CERA MONO 100V .1 UF	7 P			1.000	10				99/99/99
103437334	CAP CERA MONO 100V .33 UF	8 F			1.000	10				99/99/99
103506331	CAP CERA MONO 100V 330 PF	9 P			1,000	10				99/99/99
116305181	CAP DIP MICA DMS 180 PF	10 P	ΕA	1.00	1.000	10				99/99/99
146634106	CAP HINI ALUM 20% 10 UF		ΕÀ		1.000	10				99/99/99
158819001	CAP VARI CERA 3.5 - 18 PF	12 F			1.000	10			00/00/00	
158880001	CAP VARIABL 2.8-12.5PF	13 P	ΕA	1.00	1.000	10			00/00/00	
161335047	RES COMP 1/4W 5% 4.7 OHMS	14 F	ΕÁ	1.00	1.000	10			00/00/00	
161335100	RES COMP 1/4W 5% 10 DHMS	14 F 15 P 16 P	ΕA	1.00	1,000	10			00/00/00	
161335102	RES COMP 1/4W 5% 1 K	16 P	EΑ	3.00	1.000	10		0	00/00/00	99/99/99
161335103	RES COMP 1/4W 5% 10 K	17 P			1.000	10		Û	00/00/00	99/99/99 👩
161335151	RES COMP 1/4W 5% 150 OHMS	18 P	EΑ	3.00	1.000	10		0	00/00/00	99/99/99
161335152	RES COMP 1/4W 5% 1.5 K	19 P	ΕA	1.00	1.000	10		0	00/00/00	99/99/99
161335153	RES COMP 1/4W 5% 15 K	20 P	EΑ	3.00	1.000	10		0	00/00/00	99/99/99
161335180	RES COMP 1/4W 5% 18 OHMS	21 F	ΕÀ	1.00	1.000	10			00/00/00	
161335181	RES COMP 1/4W 5% 180 OHMS	22 P	ΕA		1.000	10			00/00/00	
161335202	RES COMP 1/4W 5% 2 K	23 P	EΑ	1.00	1.000	10			00/00/00	
161335220	RES COMP 1/4W 5% 22 OHMS	24 P	EΑ		1.000	10			00/00/00	
161335221	RES COMP 1/4W 5% 220 DHMS		ΕA		1,000	10			00/00/00	
161335270	RES COMP 1/4W 5% 27 OHMS		ĒΑ		1,000	10			00/00/00	
161335330	RES COMP 1/4W 5% 33 OHMS	27 P			1.000	10			00/00/00	
161335331	RES COMP 1/4# 5% 330 OHMS	28 F	EÅ	1.00	1,000	10		0	00/00/00	99/99/99
151335470	RES COMP 1/4W 5% 47 OHMS	29 P	ΕÁ	3,00	1.000	10			00/00/00	
161335471	RES COMP 1/4W 5% 470 OHMS	30 P	ΕA	1.00	1.000	10		0	00/00/00	99/99/99
161335510	RES COMP 1/4W 5% 51 OHMS	31 P	ΕA	4.00	1.000	10		0	00/00/00	99/99/99
161335512	RES COMP 1/4W 5% 5.1 K	32 P	ΕA	1.00	1.000	10		0	00/00/00	99/99/99
161335560	RES COMP 1/4W 5% 56 OHMS	33 P	EΑ	2,00	1.000	10		0	00/00/00	99/99/99
161335824	RES COMP 1/4W 5% 820 K	34 F	ΕA	1,00	1.000	10		0	00/00/00	99/99/99
161335910	RES COMP 1/4W 5% 91 OHMS	35 P	ΕA	1.00	1.000	10		Ø	00/00/00	99/99/99
168531377	RES PREC RN55D 681 OHMS	36 F	ΕA	3.00	1.000	10		0	00/00/00	99/99/99
168531409	RES PREC RNSSD 1,47K	37 P	ΕA	1.00	1.000	10		Û	00/00/00	99/99/99
168531433	RES PREC RM55D 2.61 K	38 P	EΑ	1.00	1.000	10		0	00/00/00	99/99/99
168531457	RES PREC RNSSD 4.64 K '	39 P	ĒΑ	1,00	1.000	10		Q	00/00/00	99/99/99
168531597	RES PREC RN55D 133K	40 P	EΑ	1.00	1.000	10			00/00/00	
181457203	RES VARI CERMET 20 K	41 F	ΕA	1.00	1.000	10		0	00/00/00	99/99/99
190642102	RESISTOR NETWORK 1 K	42 F	EΑ	2.00	1.000	10		0	00/00/00	99/99/99
190642331	RESISTOR NETWORK 330 OHMS	43 P	ΕA	1.00	1.000	10		0	00/00/00	99/99/99
190642471	RESISTOR NETWORK 470 OHMS	44 F	ΕA	5,00	1,000	10		0	00/00/00	99/99/99 (
190842471	RESISTOR NETWORK 470 OHMS	45 F	ΕA	6.00	1.000	10			00/00/00	
200031028	IC 2-IN NAND GT SN74L300N	46 F	EA	1.00	1.000	10		0	00/00/00	99/99/99
200031051	IC 2-IN NOR GT SN74LS02N	47 F	ΕA		1.000	10			00/00/00	
200031072	IC 4-IN FGS AND SN74LS21N	48 F	EΑ	1.00	1.000	10		0	00/00/00	99/99/99

MFG, RE, 291, 2 LeCros SA MANUFACTURING MANAGEMENT DATABASE 999

16-MAY-1989 09:42

#### INDENTED BILL OF MATERIALS \_\_\_\_\_\_

DATABASE: 999

REQUESTER: BRUNOLF

PAGE NO:

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS OF 16/05/89

CLASS CODE: SURASSEMBLIES PART: V9400-4

DESC: VARIANT SUB'Y V9400-4

COMPONENT PART	DESCRIPTION	ITEH RV NUMBR SC			YIELD FACTR	TO	OFFSET LEAD TIME	EFFECTIV DATE	INACTIV
1234567890123456789012345									
200031086	IC 2-IN AND GAT SN74LS08N	49 P	EA	1,00	1.000	10		0 00/00/00	99/99/9
200031089	IC BUS BUFFER SN74LS125N	50 P		3,00	1.000	10	i	0-00/00/00	99/99/9
200031101	IC BINARY CNTR SN74LS393N	51 P		3.00	1.000	10		0-00/00/00	99/99/9
200041008		52 F		1,00	1.000	10		0 00/00/00	99/99/9
200041026	IC 4-BIT CTR SN74LS161N	53 P			1.000			0 00/00/00	
200041027	IC QUAD SEL/MP SN74LS157N	54 F			1.000			0 00/00/00	
200041042	IC UP/DN COUNT SN74LS191N	55 P			1.000			0 00/00/00	99/99:9
200041054	IC DATA SELCTR SN74LS153N	56 P		1.00	1,000	10		0-00/00/00	99/99/5
200041062	IC DEC/DEMULTP SN74L9138N	57 P	ΕA	1.00	1.000	10		0.00700700	9979979
200041073	IC 4-BIT CNTR SN74LS160N	58 P	EΑ	5.00	1.000	10		0 00/00/00	99/99/9
200071003	IC 8-BIT REGIST SN74LS374	59 P	ΕA	2.00	1.000	10		0.00/00/00	99/99/9
200071005	IC D-TYP FL-FL SN74LS273N	60 P	ΕÁ	4.00	1,000	10		0 00/00/00	99/99/9
200071007	IC OCTAL BUFF SN74LS244N	61 F	EA	2.00	1.000	10	<del>)</del>	0 00/00/00	99/99/9
200071245	IC BUS XCEIVER SN74LS245N	62 P	ĒΑ	2,00	1.000	10		0 00/00/00	99/99/9
200071373	IC 8XLATCH D-TYFE 74LS373	63 P	EΑ	2.00	1,000	10	ì	0.00/00/00	99/99/9
200081007	IC MULTIPLEXER SN74LS151	64 F			1.000	10	i	0 00/00/00	99/99/
200330010	IC 3-INPUT NAND 74F10	65 P			1.000	1(	)	0.00700700	99/99/
200330126	IC BUS BUFFER SN74LS126A	66 F			1.000			0.00/00/00	99/99/
200340074	IC D-TYPE POS FLOP 74F74	67 P			1.000		į	0 00/00/00	99/99/9
200344105	IC 2-3-2-IN DR/NOR 10H105	68 P			1,000			0 00/00/00	
200344131	IC DUAL D N-S FLOP 10H131	69 P			1,000			0.00/00/00	99/99/9
200444016	IC BINARY COUNTER 10H016	70 F			1.000			0.00/00/00	99/99/9
204042004	IC 4-3-3 IN GATE HC10105P	71 P			1.000			0.00/00/00	99/99/
204042007	IC QUAD TRANSL MC10124P	72 P			1,000		ì	0.00/00/00	99/99/
204042008	IC QUAD TRANSL MC10125P	73 P			1,000			0.00/00/00	99/99/
204042011	IC LINE RECEIVER MC10116F	74 P			1.000			0 00/00/00	99/99/
204042016	IC 2-INPUT OR/NOR F10101P	75 P			1.000		)	0.00700700	99/99/
207444116	IC TRIPL LINE RCVR 10H116	76 F			1.000		}	0.00/00/00	99/99/
208011003	IC SINGLE OF AMP LM301AN	77 P			1.000		)	9 00/00/00	99/99/
208021501	IC VOLT REG DUAL SG4501J	78 F			1,000	1(	)	0.00/00/00	99/99/
230110005	DIODE SWITCHING 1N4448	79 P			1.000		)	0.00700708	99/99/
253010811	DIODE SCHOTTKY BAR HP2811	80 P			1.000			0 00/00/00	
270130401	TRANSISTOR NPN A401	81 P			1.004			0 00/00/00	
275170001	TRANSISTOR PNP 2N5087	82 F			1,000			0 00/00/00	
275170002	TRANSISTOR PNP 2N5771	83 P			1,000		()	0.00/00/00	997997
300020002	READ SHIELDING FERRITE	84 F			1.000			0.00700701	99/99/
300050001	CHOKE FERRITE SINGLE LEAD	85 P			1.00			0.00/00/0	3 997997
301016103	INDUCTOR MOLDED 10 UH	86 P			1.004			0.00700700	99/99/
310062100	CRYSTAL 10PPM 100MHZ	37 F			1.00			0.0070070	
454310002	HDR DIF SOLD TO PC BD 2	88 P			1.00			0.00/00/0	
454370012	HEADER 2-SIDED FEMALE 12	87 F			0 1.00			0.00/00/0	0 79/99/
454510002	HDR DIF SOLDER TO MALE 2	90 P			1.00		O .	0.00/00/0	99/99/
454610096	HDR DIF SOLD TO MALE 96	91 F			0 1.00		G	0.00/00/0	0 99/99/
480033001	CABLE CB-AX 30CM SHE-SHC	92 F			1,00		0	0.00/00/0	) 99/99/
500110001	TRANSIPAD 'SMALL'	93 F			0 1 00			0.00/00/0	
585252354	RIVET HOLLOW 2,5X9MM	94 F			0 1.00			0 00/00/0	997997
SM661286103	CAP CERA CHIP 10% .01 UF	95 F			0 1.00			0.00/00/0	
719400403	FC BD FREAASS'Y 9400-4	96 B			0 1.00			6 00/06/0	
	IC MONO QUAD DISCR MVL407	97. F			0.1.00			0.0070070	

999 DATABASE: 999

REQUESTER: BRUNO\_K

FAGE NO: 1

INDENTED BILL OF MATERIALS

SORTED BY ASSEMBLY PART NUMBER; ITEM NUMBER
AS OF 16/05/89

NSS CODE: NASSEMBLIES NI: F94004-51

IC: COMPLETED ROARD F9400A-51

THE CALL CALLES AND THE STREET OF	com Li goy n navi										
		*****			ATV SES	V TOUR	ROUTE	OFFSET			
SPONENT PART S4567890123456789012345	DOCCOTOTION	Litte	00	51	MIT FER	TIELU	000	LEAU		EFFECTIV	INACTIVE
#FUTER: FMR: !#ELT90019T45LT90019T45	process to the	אמחטא אא	さし	Uff	HOOEMEL)	FRUIK	DEW	iint		DAIL	DATE
1068001	KNOD END ANN CHACT	1	D	EV	4 00	1.000					99/99/99
3068002	ENOR FOR THE CHAFT	2	E E	EH EA	ግ ሰሰ	1,000	10				99/99/99
3068003	CAP /FOR KNOR A20-2215)	÷ 7	ŗ.	E.A	7.00	1,000	10				99/99/99
3068005	CAP FOR 020-3215 OR -3415	ي 4	t.	FΔ	00.5	1.000	10				99/99/99
3088006	CAP FOR 021-1110 OR -2215	5	Þ	FA	5.00	1.000	10				99/99/99
3168001	KNOR FOR 1/R* SHAFT	4	P	ΕÁ	5.00	1,000	10				99/99/99
168002	KNOR FOR 1/8" SHAFT	7	p	FA	1.00	1.000	10				99/99/99
·168003	KNOR FOR 1/8' SHAFT	. 8	P	ΕA	5.00	1.000	10				99/99/99
!425500	SPEED NUT IN 2.5MM	11	P	ΕÁ	4.00	1.000	10				99/99/99
1400501	DISPLAY FRAME 9400-5	12	₽	ΕÁ	1.00	1.000	10				99/99/99
'400513	FRONT PANEL 9400A-5	13	B	EΑ	1.00	1.000	10				99/99/99
327103	CAP CERA MOND 50V .01 UF	15	P	FA	12.00	1,000	0				99/99/99
1824685	CAP TANT DIP CASE 6.8 UF	16	P	FΑ	1.00	1.000	0				99/99/99
225102	RES 1/8# 5% 1K	17	F	EΑ	2.00	1.000	0				99/99/99
225121	RES COMP 1/8W 5% 120 OHMS	18	۶	EΑ	14.00	1,000	0				99/99/99
225201	RES COMP 1/8W 5% 200 OHMS	19	P	ΕA	2.00	1.000	0				99/99/99
417502	RES VARI COND PLASTIC 5 K	20	F	EA	6.00	1.000	0				99/99/99
427502	RES VARI COND PLASTIC 5 K	21	Ē,	ΕA	2,00	1,000	0		0	02/05/89	99/99/99
-437502	RES VARI COND PLASTIC 5 K	22	P	EA	5.00	1.000	0				99/99/99
041062	IC DEC/DEMULTE SN74LS138N	23	۴	ΕÀ	1.00	1.000	. 0		0	02/05/89	99/99/99
1041139	IC DEC/MULTIPL SN74LS139N	24	P	EΑ	1.00	1.000	0		Ø.	02/05/89	99/99/99
630164	IC SHIFT REGISTER 74F164	25	F	ĒΑ	4.00	1.000	0		0	02/05/89	99/99/99
345051	IC MUX/DEMUX HCT4051	26	P	ΕA	3.00	1.000	0		0	02/05/89	99/99/99
020062	DIODE SWITCHING BAW62	27	F.	ΕÁ	47.00	1.000	0		0	02/05/89	99/99/99
110005	DIODE SWITCHING 1N4448	28	P	ΕA	2.00	1.000	. 0		0	02/05/89	99/99/99
243300	DIODE LED RED HLMP-0300	29	£,	ΕA	2,00	1,000	. 0		0	02/05/89	99/99/99
443421	DIODE LED YEL HLMP-0421	30	P	ΕÁ	30.00	1.000	0		0	02/05/89	9 <b>9/9</b> 9/99
151034	HEADER STRAIGHT ST 34-PIN	31	F	ΕA	1.00	1.000	0		0	02/05/89	99/99/99
950002	POLARIZING KEY	32	P	EA	2.00	1.000	()		0	02/05/89	99/99/99
001012	SWITCH ROT N/STOP 12-PINS	33	P	ΕA	4.00	1,000	0				99/99/99
161002	SWITCH PUSHBUTTON SPST	34	Ρ	EΑ	41.00	1.000	0		0	02/05/89	99/99/99
430106	SCREW CYL HD PHIL M3X6	35	F	ΕA	20,00	1.000	0				99/99/99
430300	WASHER SHAKEPROOF M3	36	P	EA	20.00	1.000	0				99/99/99
230108	SPACER HEX M3XBMH	37	P	EA	4.00	1.000	0				99/99/99
'400511	KNOR FOR 6MM SHAFT KNOR FOR 3MM SHAFT CAP (FOR KNOR 020-2215) CAP FOR 020-3215 OR -3415 CAP FOR 021-1110 OR -2215 KNOR FOR 1/8' SHAFT KNOR FOR 1/8' SHAFT KNOR FOR 1/8' SHAFT KNOR FOR 1/8' SHAFT SPEED NUT ID 2.5MM DISPLAY FRAME 9400-5 FRONT PANEL 94000-5 CAP CERA MONO 50V .01 UF CAP TANT DIP CASE 6.8 UF RES 1/8W 5% 1K RES COMP 1/8W 5% 120 OHMS RES COMP 1/8W 5% 200 OHMS RES VARI COND PLASTIC 5 K RES COMP 1/8W 5% 120 OHMS RES COMP 1/	A 38	B	EΑ	32.00	1.000					99/99/99
'450523	PUSH SWITCH EXTENDER	39	B	EA	41.00	1.000					99/99/99
1400533	FU BD PREASS'Y 9400A-51	40	į į	ΕA	1.00	1.000	-				99/99/99
<sup>3</sup> 400543	PU BU FREASS'Y 9400A-52	41	H	EA	1,00	1.000	Q		0	02/05/89	99/99/99

MFG:RE:291:2 LeCros SA MANUFACTURING MANAGEMENT DATABASE 999

16-MAY-1989 09:44

# INDENTED BILL OF MATERIALS

DATABASE: 999 REQUESTER: BRUNO\_K
TALS PAGE NO: 1

# SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS OF 16/05/89

CLASS CODE: 2 SUBASSEMBLIES PART: F9400-7

DESC: COMPLETED BOARD F9400-7

	MESU: CUMPLETED BUAKD FY400-/	uun; EA SC; R REV;									
(	COMPONENT PART 1234567890123456789012345	Decemination	RV I	ITEM NUMBR SC	ST NU	GTY PER ASSEMBLY	YIELD FACTR	ROUTE TO SEQ	OFFSET LEAD TIME	EFFECTIV DATE	INACTIVE DATE
1	234567890123456789012345	tin the PR PR for the West for the Sec. Sec. Sec. Sec. Sec. Sec. Sec. Sec					***				
	102412220	CAP CERA DISC 100V 22 PF					1.000	10	0	00/00/00	99/97/99
1	02940502	CAP CERA DISC 1KV .005 UF		2 P	ΕA	2.00	1.000	10		00/00/00	99/99/99
. 1	103307103	CAP CERA MONO 50V .01 UF		3 F	ΕĠ	1.00	1.000	10	. 0	00/00/00	77/99/99
1	103327102	CAP CERA MONO 50V .001 UF		4 F	EΑ	1.00	1.000	10	Q	00/00/00	99/99/99
1	103427104	CAF CERA MOND 100V ,1 UF		5 P	ΕA	1.00	1.000	10	()	00/00/00	99/99/99
1	146634106	CAP HINI ALUM 20% 10 UF		' 6 F	EΑ	2,00	1.000	10	0	00/00/00	99/99/99
. 1	147956047	CAP ALUM METAL CAN 47 UF		7 F	ΕA	1.00	1,000	10	0	00/00/00	99/19/19
;	161030000	RES COMP ZERO OHM		8 P	ΕA	1.00	1,000	10	û	00/60/00	99/99/99
. :	161335102	RES COMP 1/4W 5% 1 K		9 F	ΕA	2.00	1.000	10	0	00/60/00	99799799
1	161335103	RES COMP 1/4W 5% 10 K		10 P	ΕA	1.00	1,000	10	0	00/00/00	99/99/99
	161335104	RES COMP 1/4W 5% 100 K		11 F	EA	1.00	1.000	10	0	00/00/00	99/99/99
:	161335105	RES COMF 1/4W 5% 1 MEG		12 P	ĒΑ	1.00	1.000	10	0	00/00/00	99/99/99
	161335152	RES COMP 1/4W 5% 1.5 K		13 P	ΕA	1.00	1.000	10	(	00/00/00	99/99/99
1	161335162	RES COMP 1/4W 5% 1.6 K		14 F			1,000	10	0	00/00/00	99/99/99
1	161335203	RES COMP 1/4W 5% 20 K		15 P	Ēκ	5.00	1.000	10	r (	00/00/00	99/99/97
1	161335223	RES COMP 1/4W 5% 22 K		16 P	EΑ	1,00	1.000	10	0	G0/00/00	99/99/99
1	61335224	RES COMP 1/4W 5% 220 K		17 P	EΑ	1.00	1.000	10		00/09/00	79/99/99
:	61335273	RES COMP 1/4W 5% 27 K		18 F	ΕA	1.00	1.000	10	Ô	00/00/00	99/99/99
1	61335302	RES COMP 1/4W 5% 3 K		19 F	ΕA	1.00	1.000	10	. (	00/00/00	99/99/99
1	61335303	RES COMP 1/4W 5% 30 K		20 P			1.000				99/99/99
	61335473	RES COMP 1/4W 5% 47 K		21 F			1,000				99/91/99
.1	61335474	OFC COMP 1/AN EY ATA V		22 n	FΑ	1.06	1.000				99/99/99
	61335512	RES COMP 1/4W 5% 5.1 K		23 P 24 P	ΕA	1.00	1.000				29/97/97
	61335513	RES COMP 1/4W 5% 51 K		24 F	ΕA	1.00	1.000		-		99/99/99
	61335682	RES COMP 1/4W 5% 6.8 K		25 P	EA	1.00	1.000				99/99/99
	61335912	RES COMP 1/4W 5% 9.1 K		26 P	EA		1.000				99/99/99
	61445560			27 P			1.000				99799779
	65375824	RES METAL FILM HV 820 K		28 F			1,000				99/99/99
	68035125	RES METAL FILM HV 1,2 MEG					1.000		(	00/00/00	99/79/99
1	.68531529			30 F			1,000	10	0	00/00/00	99/99/99
1	80487205	RES VARI CERMET 2 MEG		31 P	ΕA	2,00	1.000	10	C	00/00/00	29/39/99
ž.	30110005	DIODE SWITCHING 1N4448		32 F	ΕA	8+00	1,000	10	0	00/00/00	99/99/99
2	140225712	DIODE ZENER 8.2V 1N5237		33 F	EA	1.00	1.000	10	0	00/00/00	79/99/94
2	40513977	DIODE ZENER 47V 1N977B		33 F 34 F	ΕA	1.00	1.000	10	Ö	00/00/00	99/99/09
2	70170002	TRANSISTOR NPN 2N5962		35 P	EΑ	7.00	1,000	10	0	00/00/00	99/99/99
2	75170001	TRANSISTOR PNP 2NS087		36 P	Εń	5.00	1,000	10			99/99/99
3	22307002	SOCKET CRT TUBE PC HTG		37 P			1.000				79/99/99
4	33220003	FUSE SUB-MINI 1/2 AMF		38 F			1,000				99/99/99
- 4	55122008	CONNECTOR HOUSING 8		39 F			1.000				99/99/99
	55950002	CLAMP WITH STRAIN RELIEF			EA	*	1,000	10			99/99/99
	94120003	TIEWRAF			EA		1,000				79/99/99
	19400703	PC BD PREASS'Y 9400-7		43 B	EA		1.000				99/99/99
	80060010	WIRE TYPE 006 BLACK 10CH		44 B	EA		1.000				-997:49799 -997:49799
	80061110	WIRE TYPE 006 BROWN 10CH		45 B			1.000				99/99/99
	80062210	WIRE TYPE 006 RED 10CM		46 B			1.000				99/99/99
	80064410	WIRE TYPE 006 YELLOW 10CH		47 F			1,000				99/99/79
	80065510	WIRE TYPE 006 GREEN 10CH		48 B			1.000				<b>55/36</b> 35
	80066610	WIRE TYPE 006 BLUE 10CM		49 B			1.000				09/59/95
		WIRE TYPE 006 WHITE 10CM									

(FG:RE:291:2 LeCros SA MANUFACTURING MANAGEMENT DATABASE 999

16-MAY-1989 09:44

# INDENTED BILL OF MATERIALS

\_\_\_\_\_\_

SORTED BY ASSEMBLY PART NUMBER: ITEM NUMBER AS OF 16/05/69

LASS CODE: **SURASSEMBLIES** 

'ART: F9400-8

NESC: COMPLETED BOARD F9400-8

UOM: EA SC: R REV:

:OMPONENT PART 234567890123456789012345	DESCRIFTION	ITEM RV NUMBR	SC		GTY PER ABSEMBLY	YIELD FACTR	TO	OFFSET LEAD TIME	EFFECTIV DATE	INACTIVE DATE
02412101	CAP CERA DISC 100V 100PF	1	F	ΕA	1.00	1.000	10	0	00/00/00	99/99/99
03307103	CAP CERA HOND SOV .01 UF	2	P	ΕÀ	2.00	1.000	10			99/99/99
61225220	RES COMP 1/8W 5% 22 OHMS	3	P	ĒΑ	2.00	1.000	10	0	00/00/00	99/99/99
61225360	RES COMP 1/8W 5% 36 OHMS	4	P	ΕA	2,00	1.000	10	0	00/00/00	99/99/99
61225430	RES COMP 1/8W 5% 43 OHMS	5	F	ΕA	4.00	1.000	10	0	00/00/00	99/99/99
54311012	HDR DIP SOLD TO MALE 12	6	P	ΕÁ	3.00	1,000	10	0	00/00/00	99/99/99
19400803	PC BD PREASS'Y 9400-8	7	R	ΕA	1.00	1.000	10	Ó	00/00/00	99/97/99

DATABASE: 999

REQUESTER! BRUNO\_K

PAGE NO:

1

MFG:RE:291:2 LeCros SA MANUFACTURING MANAGEMENT DATABASE 999 16-HAY-1989 09:44

INDENTED BILL OF MATERIALS

CLASS CODE: 2 SURASSEMBLIES PART: F9400-9/115V SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS OF 16/05/89

DATABASE: 999

REQUESTER: BRUNDLE

PAGE NO:

DESC: COMPLETED BOARD F9400-9/115V	UOM: EA SC: R REV:									
							ROUTE	OFFSET		
COMPONENT PART 1234567890123456789012345		ITEM		ST	QTY PER	YIELD	TO	LEAD	EFFECTIV	INACTIVE
COMPONENT PART	DESCRIPTION	RV NUMBR S	3C	UM	ASSEMBLY	FACTR	SEQ	TIME	DATE	3141
1234567890123456789012345										
315680057	P S 115V AC 10A 5V	1 F	5	ΕÁ	2.00	1.000	10	0	01/01/88	99/99/99
315680058	P S 115V AC 10A 5V P S 115V AC 3.3A 15V	2 P	3	ΕA	2.00	1.000	10		01/01/88	
433162315	FUSE SLO-BLO 250V 3.15AMP	4 F	<b>)</b> .	ΕA		1.000	10		00/00/00	
550425510	SCREW FLATHD PHIL M2.5X10					1.000	10	_	00/00/00	
550425512	SCR FLAT HD PHIL M2.5X12					1,000	10		00/00/00	
550430108		7 F				1.000	10		00/00/00	
709400931	GRIP BRACKET	11 F	ų.	F۵		1,000	10		00/00/00	
433162200	FUSE SLO-BLO 250V 2AMP	14 P	,	FA		1,000	0		02/05/89	
434512001	FUSEHOLDER HORIZ PC HTG			ΕA		1.000	0		02/05/89	
454110012	HDR SOLD TAIL/MALEPINS 12			EA		1,000	Û		02/05/89	
454420015	HDR SOLD TAIL-FEMALE 15	10 F				1,000	0		02/05/89	
455111003	BLOCK FOR MALE PIN 3 BLOC FOR CRIMP MALE PIN 6	18 P		E.H.	00+1	1,000	0		02/05/89	
455210006	BLUL FUR UKINF MALE FIR 6	17 f		E8	1.00	1.000	0		02/05/89	
594120003	TIEWRAP PC BD PREASS'Y 9400-9A WIRE TYPE 008 BLACK 10CM	20 P			15.00		0		02/05/89	
719400913	PC BD PREASS'Y 9400-9A	21 E				1.000	0		02/05/89	
780080010	WIRE TYPE 008 BLACK 10CM	22 F				1.000	Q.		02/05/89	
780080011	WIRE TYPE 008 BLACK 11CM	23 8				1.000	0		02/05/189	
780080024	WIRE TYPE 008 BLACK 24CM	24 E				1,000	ŷ		02/05/89	
780080025	WIRE TYPE 008 BLACK 25CM	25 E				1.000			02/05/89	
780080026	WIRE TYPE 008 BLACK 26CM	26 E				1.000	Q		02/05/89	
780080029	WIRE TYPE 008 BLACK 29CM	27 E				1.000	()	0	02/05/89	99/99/99
780080030	WIRE TYPE OOB BLACK 30CM	28 E	B	ΕA	1.00	1.000	0	Ü	02/05/89	99/99/99
312590125	BATTERY NICAD 1.25V	29 F	P	EΑ	2.00	1.000	0	Q	02/05/89	99/99/99
315940001	LINE FILTER 115-220V	30 I	R	ΕA	1.00	1,000	0	Ø	02/05/89	99/99/99
402001304	CONN BULKHEAD NTG 4-POS	31 F	P	ΕÁ	2,00	1.000	Ô	•	02/05/89	99/99/99
405748003	TERMINAL WIRE END SPADE	32 F	P	EΑ	4,00	1,000	0	0	02/05/89	99/99/99
453910002	METRIC SCREW LOCK HOW KIT	33 F	ρ	ΕÁ		1.000		. (	02/05/89	99/99/99
515404030	BATTERY HOLDER	34 F		ΕA		1.000			02/05/89	
530409199	FAN AXIAL 115V-220V	35 F				1.000			02/05/89	
530409996	FILTER FOR PAPST FAN 4014					1.000			02/05/89	
550425508	SCREW FLAT HD PHIL M2.5X8	37 1				1.000			02/05/89	
550430106	SCREW CYL HD PHIL M3X6	38 F				1.000				99/99/99
550430110	SCREW CYL HD FHIL M3X10	38 f 39 f	ρ	FΑ	1.00	1.000			02/05/89	
550430416	SCREW CYL INT HEX M3X16									99/99/99
550430508	SCREW FLAT HD PHIL MIXE	41 /				1.000			02/05/89	
551230100	FLAT WASHER M3.2	42 1				1.000				99/99/99
551430400	WASHER SHAKEPROOF M3	43 1				1.000				99/99/99
	NUT OPEN-END ACORN M2.5	44 9				1,000				99/99/99
552425300 5 552470000	NUT ACORN M3	45 1							) 02/05/69 ) 02/05/39	
552430200						1.000				99/99/99
552430300	NUT OPEN-END ACORN H3	46 F		EA		1.000				
553230120	SPACER HEX M3X20MM	47				1,000			) 02/05/89 : 02/05/89	
× 554500001	TAPPING SCREW W/U-THREAD	48 f		EA.		1.000				99/99/99
591101022	WIRE BUS TIN-CGFP ANG 22	49 1				1.000			) 02/05/89 . A3/A5/89	
(P9400-9	COMPLETED BOARD RF9400-9	51 f		EA		1.000				99/99/99
709400901	REAR PANEL 9400-9	1 1		EA		1,000			00/00/00	
709400913	REAR PANEL GRID 9400-9	53 I				1,000				99/99/99 95/55/60
709400923	SERIAL NUMBER PLATE	54				1,000				99/99/99
709400961	COVER PLATE FOR \$400-A	55 1				1.000				99/99/99
780128846	- GABLE- K5- Z3Z		Ľ	t,fi		;+000	(	<u>. 4</u>	/. <i>NY</i> (UD/おと	577 535575.

-MAY-1989 09:44

INDENTED BILL OF MATERIALS 

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS OF 15/05/89

ASS CODE:

BASSEMBLIES RT1 F9400-9/115V

SC: COMPLETED BOARD F9400-9/115V

UOM; EA SC: R REV:

	CLIF CIT DOF IL INC.										
		HEH	ST	QTY PER	YIELD		OFFSET LEAD		FFFFCTIU	INACTIVE	
MPONENT PART	DESCRIPTION	RV NUMBR SC			FACTR		TIME		DATE	DATE	
34567890123456789012345								_			
0141140	CARLE GPIR	57 R	ΕA	1.00	1,000	0		0	02/05/89	99/99/99	
0151136	SWITCH CABLE	58 B	ĹĤ	1.00	1.000	0				99/99/99	
0171656	LINE CABLE	59 R	£A	1.00	1,000	0				99/99/99	
	RES COMP 1/4W 5% 1.2 K	60 P	EΑ	2.00	1.000	0		0	02/05/89	99/99/99	
1335153	RES COMP 1/4W 5% 15 K	61 P	ΕA	2.00	1.000	0				99/99/99	
5749003	TAB PC HTG 2.8 X .5 HH	62 P	ΕA	6+00	1.000	0				99/99/99	
5111012	BLOCK FOR FEM PINS 12	63 P	ΕA	1.00	1.000	0		0	02/05/89	99/99/99	
5121012	CONNECTOR HOUSING 12	64 P	ΕA	1.00	1.000	0		0	02/05/89	99/99/99	
<b>59500</b> 02	CLAMP WITH STRAIN RELIEF	65 P	ΕÁ	1.00	1.000	0		0	02/05/89	99/99/99	
5802205	SLEEVING PLASTIC 5MM ID	67 F	ΜE	0.30	1.000	0		0	02/05/89	99/99/99	
9400940	LINE SYNC TRANSFORMER	68 R	ΕA	1.00	1.000	0		0	02/05/89	99/99/99	
9400943	PC BD PREASS'Y 9400-9D	69 R	ΕA	1.00	1.000	0	:	0	02/05/89	99/99/99	
0031135	WIRE TYPE 003 BROWN 35CM	70 B	ΕÁ	1.00	1.000	0		0	02/05/89	99/99/99	
0032235	WIRE TYPE 003 RED 35CM	71 R	EΑ	1.00	1.000	0		0 -	02/05/89	99/99/99	
0034435	WIRE TYPE 003 YELLOW 35CH	72 B	E٨	1.00	1.000	0	i	0	02/05/89	99/99/99	
0036635	WIRE TYPE 003 BLUE 35CM	73 B	ΕÀ	1.00	1.000	0	(	٥.	02/05/89	99/99/99	
3060017	WIRE TYPE 006 BLACK 17CM	74 B	ΕA	2.00	1,000	0		0	02/05/89	99/99/99	
3062217	WIRE TYPE 006 RED 17CH	75 R	ΕA	1.00	1.000	0	(	<b>0</b> i	02/05/89	99/99/99	A.
3064417	WIRE TYPE 006 YELLOW 17CM	76 B	EA	1.00	1.000	0		0	02/05/89	99/99/99	(
0065517	WIRE TYPE 006 GREEN 17CM	77 B	ΕA	1.00	1.000	0				99/99/99	
3066617	WIRE TYPE 006 BLUE 17CM	78 B	ΕA	1.00	1.000	0				99/99/99	
3069917	WIRE TYPE 006 WHITE 17CM	79 R	ΕA	1.00	1.000	0	4	0 -	02/05/89	99/99/99	
3090004	WIRE TYPE 009 BLACK 4CH	80 B	ΕA	4.00	1,000	0				99/99/99	
)111111	WIRE TYPE 011 BROWN 11CM	81 R	ΕA	1.00	1.000	Ö				99/99/99	
0112211	WIRE TYPE 011 RED 11CM	82 B	E٩	1.00	1.000	0				99/99/99	
J114411	WIRE TYPE 011 YELLOW 11CH	63 B	ΕA	1.00	1.000	0		0 i	02/05/89	99/99/99	
0116611	WIRE TYPE 011 BLUE 11CM	84 R	ΕA	1.00	1,000	0				99/99/99	
4786223	CAP POLY FILM .022 UF	85 P	ĒΑ		1.000	0				99/99/99	

DATABASE: 999

REQUESTER: BRUND\_K 2

PAGE NO:

MFG:RE:291:2 LeCros SA HANUFACTURING MANAGEMENT DATABASE 999

16-MAY-1989 09:44

# INDENTED BILL OF MATERIALS

DATABASE: 999

REQUESTER: BRUNO\_K

PAGE NO: 1

### SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS OF 16/05/89

CLASS CODE: SUBASSEMBLIES PART: F9400-9/220V

UOM: EA SC: R REV: DESC: COMPLETED BOARD F9400-9/220V

DESC: COMPLETED BOARD F9400-9/220V	UUM; EA SC; K REV;									
								OFFSET		
COMPONENT DART	BC66616710H	DII DIIKE	i Dec	13 40 °	QTY PER	TIELD	950	LEAD	EFFECTIV	INACTIVE
COMPONENT PART 1234567890123456789012345	RESCRIE (TOM	AA MODE	in de	. 00	HOOCHDLI	FMUIN	5E.G	1135	THIE	DH I C
1234367870123436787012343	P S 220V AC 10A 5V P S 220V AC 3.3A 15V FUSE SLO-BLO 250V 1.6AMP SCREW FLATHD PHIL M2.5X10 SCR FLAT HD PHIL M2.5X12 SCREW CYL HD PHIL M3XB GRIP BRACKET			 	5 66	1 000	10	۸	01/01/88	06/00/06
315680053 315680054	P 8 220V HC 10H 3V		1 F	FΔ	2.00	1.000			01/01/88	
433162160	CHEC CLOUDIN 25AH 1 4AMO		7 P	ΕV	1.00	1.000			00/00/00	
550425510	CCCCU CLATUR OUTL WO 5VIA		3 F	EA	1100	1,000			00/00/00	-
550425512	GCREW FEMILE FILE DZIJAIO GCR FLAT HD PHIL MO.SY10		AP	FΔ	8.00	1,000			00/00/00	
550430108	erecu rvi un puti X7YO		7 F	ĘΔ	8.00	1.000			00/00/00	
709400931	GDID ROACKET	,	li R	F۵	8.00	1,000			00/00/00	
433162200	FUSE SLO-BLO 250V 2AMP	1	4 P	FA	2,00	1.000			02/05/89	
434512001	FUSEHOLDER HORIZ PC MTG					1.000			02/05/89	
454110012	HDR SOLD TAIL/MALEPINS 12					1,000			02/05/89	
454420015	HDR SOLD TAIL-FEHALE 15					1,000			02/05/89	
	BLOCK FOR MALE PIN 3	1	0 0	E.A.	1.00	1.000			02/05/89	
455111003						1,000			02/05/89	
455210006	BLOC FOR CRIMP HALE PIN 6					1.000			02/03/09 02/05/89	
594120003	TIEWRAP		LV F	EH	1 1 100	1.000			02/03/09 02/05/89	
719400913	PC BD PREASS'Y 9400-9A	,	מ בנ מ ככ	EH EA	1.00	1,000			- 02/03/87 - 02/05/89	
780080010	WIRE TYPE OOB BLACK 10CM WIRE TYPE OOB BLACK 11CM WIRE TYPE OOB BLACK 24CM WIRE TYPE OOB BLACK 25CM WIRE TYPE OOB BLACK 26CM		ים בנ ים דר	E H	2.00				02/05/89	
780080011	HIRE TYPE AND DLAPY DACK	,	20 D	EA	1 00	1.000			· 02/05/89	
780080024	WIRE TIPE OVO BLACK SECH		Q 193 	EH	1+00	1.000			) 02/05/67 ) 02/05/89	
780080025 780080026	MINE TYPE AND BLACK SACH	;	a to	FA	1.00	1.000			02/03/07	
780080029	WIRE TYPE 008 BLACK 29CH		77 P	FA	1.00	1,000			02/05/89	
780080030	WIRE TYPE OOB BLACK 30CM					1,000			02/05/89	
312590125	BATTERY NICAD 1.25V		90 P	F	2.00	1.000			02/05/89	
315940001	LINE FILTER 115-220V					1,000			02/05/89	
402001304	CONN BULKHEAD HTG 4-POS					1.000			02/05/89	
405748003	TERMINAL WIRE END SPAUE					1,000			02/05/89	
453910002	HETRIC SCREW LOCK HOW KIT					1.000			02/05/89 02/05/89	
			av te	En EA	1 1199	1,000			, 02/05/87   02/05/89	
515404030	BATTERY HOLDER FAN AXIAL 115V-220V					1,000			) 02/05/89	
530409199									/ 02/05/67   02/05/89	
	FILTER FOR PAPET FAN 4014					1,000			) 02/05/89 ) 02/05/89	
550425508	SCREW FLAT HD PHIL M2.5X8	•	37 F 20 D	E#	1 Z FVN 1 7 DO	: 1.000 : 1.000			) 02/03/67 ) 02/03/89	
550430106	SCREW CYL HD PHIL M3X6 SCREW CYL HD PHIL M3X10 SCREW CYL INT HEX M3X16		30 F	Er e/	5 2+50 5 5 AA	1.000			) 02/03/03 ) 02/05/89	
550430110	DUNEW OIL BU FRIL BOXIV		37 F 80 D	EY EY	1 1.00	1,000			) 02/05/89 ) 02/05/89	
550430416 550470509	SCREW FLAT HD PHIL M3X8	•	41 P	E/	5 4.00	1.000			) 02/05/89	
550430508			12 P			1.000			) 02/05/89	
551230100	FLAT WASHER M3.2 WASHER SHAKEPROOF M3		43 P			1,000			02/05/89	
551430400	NUT OPEN-END ACORN M2.5		19 ! 44 P			1,000			02/05/89	
552425300	NUT ACORN N3		45 P			1.000				99/99/99
552430200			43 F			1.000			) 02/05/89 ) 02/05/89	
552430300	NUT OPEN-END ACORN H3					1.000			02/05/89	
553230120	SPACER HEX M3X20MM		47 P							
554500001	TAPPING SCREW W/U-THREAD		48 P			1.000				99/39/99 1 90/00/90
591101022	WIRE BUS TIN-COFF AWG 22		49 P			1.000			) 02/05/89 \ A2/A5/89	
RF9400-9	COMPLETED BOARD RF9400-9		51 R			1,000			) 02/05/89 0 00/05/89	
709400901	REAR PANEL 9400-9		1 1		-	1.004			0 00/00/00 N 00/05/05	
709400913	REAR FANEL GRID 9400-9		53 B			1.000			) 02/05/89 \ 02/05/89	
709400923	SERIAL NUMBER PLATE		54 B			1,000				) 997 <b>77</b> 799 ) nn 100700
709400961	COVER PLATE FOR 9400-A		55 R			1.00(				) 99/99/99 ) 00/00/00
780128846	CABLE RS 232		Jó H	t.	H	) 113 v (9 (9)	<i>j</i>	(A	v roza (456-6)	1-99/99/99

4FG,RE, 291, 2 LeCros SA MANUFACTURING MANAGEMENT DATABASE 999 16-HAY-1989 09:44

INDENTED BILL OF MATERIALS

DATABASE: 999 REQUESTER: BRUNO\_K PAGE NO:

# SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS OF 16/05/89

CLASS CODE: SURASSEMBLIES PART: F9400-9/220V

DESC: COMPLETED BOARD F9400-9/220V

COMP EN COP IL MEY							פדוומפ	OFFER	Ţ		
DESCRIPTION	FV	ITEH NUKBR	SC	-			TO	LEAD	1	EFFECTIV BATE	INACTIVE DATE
				` <b></b> -							
CABLE GPIR		57	P	ΕA	1.00	1,000	(	)	0	02/05/89	99/99/99
SWITCH CABLE		58	Į.	EΑ	1.00	1,000	0	į	0	02/05/89	99/99/99
LINE CABLE		59	R	CA	1.00	1.000	(	)	0	02/05/89	99/99/99
RES COMP 1/4W 5% 1.2 K		60	P	EΑ	2.00	1.000	0		0	02/05/89	99/99/99
RES COMP 1/4W 5% 15 K		61	P	EA	2.00	1.000	(	}	0	02/05/89	99/99/99
TAB FC MTG 2.8 X .5 MH		62	P	ΕA	6.00	1.000	0	ŧ	0	02/05/89	99/99/99
BLOCK FOR FEM PINS 12		63	P	EΑ	1.00	1.000	(	}	0	02/05/89	99/99/99
CONNECTOR HOUSING 12		64	P	EA	1.00	1,000	0	)	0	02/05/89	99/99/99
CLAMP WITH STRAIN RELIEF		65	P	ĒΑ	1.00	1.000	(	)	0	02/05/89	99/99/99
SLEEVING PLASTIC 5MM ID		67	F	ΗE	0.30	1.000	0	)	0	02/05/89	99/99/99
LINE SYNC TRANSFORMER		68	R	ΕA	1.00	1.000	(	)	0	02/05/89	99/99/99
PC BD FREASS'Y 9400-9D		69	F	EΑ	1.00	1.000	0	<b>:</b>	0	02/05/89	99/99/99
WIRE TYPE 003 BROWN 35CM		70	B	ΕA	1.00	1.000	(	)	0	02/05/89	99/99/99
WIRE TYPE 003 RED 35CM		71	B	ΕÀ	1.00	1.000	(	)	0	02/05/89	99/99/99
WIRE TYPE 003 YELLOW 35CM		~ 72	₿	ΕA	1.00	1.000	· (	)	0	02/05/89	99/99/99
WIRE TYPE 003 BLUE 35CM		73	B	ΕÁ	1.00	1.000	(	)	0	02/05/89	99/99/99
WIRE TYPE 006 BLACK 17CM		74	B	EΑ	2.00	1.000	(	)	0	02/05/89	99/99/99
WIRE TYPE 006 RED 17CM		75	B	ËΑ	1.00	1,000	(	)	Û	02/05/89	99/99/99
WIRE TYPE 006 YELLOW 17CM		76	B	EΑ	1.00	1.000	(	)	0	02/05/89	99/99/99 (
WIRE TYPE 006 GREEN 17CM		77	R	ΕA	1.00	1,000	Ç	}	0	02/05/89	99/99/99
WIRE TYPE 006 BLUE 17CH		78	B	ΕA	1.00	1.000	(	}	0	02/05/89	99/99/99
WIRE TYPE 006 WHITE 17CM		79	B	ΕA	1.00	1,000	(	)	0	02/05/89	99/99/99
WIRE TYPE 009 BLACK 4CH		80	P	ΕA	4.00	1.000	(	)	0	02/05/89	99/99/99
WIRE TYPE 011 BROWN 11CM		81	B	ΕA	1,00	1.000	Ç	)	0	02/05/89	99/99/99
WIRE TYPE 011 RED 11CM		82	B	EΑ	1.00	1.000	(	)	0	02/05/89	99/99/99
WIRE TYPE 011 YELLOW 11CM		83	B	ΕÁ	1.00	1,000	0	)	0	02/05/89	99/99/99
WIRE TYPE 011 BLUE 11CH		84	B	ΕA	1.00	1.000	(	}	0	02/05/89	99/99/99
CAP POLY FILM .022 UF		85	F	EΑ	5.00	1.000	0	ı	0	02/05/89	99/99/99
	CABLE GPIB SWITCH CABLE LINE CABLE RES COMP 1/4W 5% 1.2 K RES COMP 1/4W 5% 15 K TAB FC MTG 2.8 X .5 MM BLOCK FOR FEM PINS 12 CONNECTOR HOUSING 12 CLAMP WITH STRAIN RELIEF SLEEVING PLASTIC SMM ID LINE SYNC TRANSFORMER FC BD FREASS'Y 9400-9D WIRE TYPE 003 BROWN 35CM WIRE TYPE 003 RED 35CM WIRE TYPE 003 RLUE 35CM WIRE TYPE 003 RLUE 35CM WIRE TYPE 004 RED 17CM WIRE TYPE 006 RED 17CM WIRE TYPE 006 GREEN 17CM WIRE TYPE 006 GREEN 17CM WIRE TYPE 006 BLUE 17CM WIRE TYPE 006 WHITE 17CM WIRE TYPE 007 BLACK 4CM WIRE TYPE 011 RROWN 11CM WIRE TYPE 011 RED 11CM WIRE TYPE 011 RLUE 11CM WIRE TYPE 011 RLUE 11CM	CABLE GPIB SWITCH CABLE LINE CABLE RES COMP 1/4W 5% 1.2 K RES COMP 1/4W 5% 15 K TAB FC MTG 2.8 X .5 MM BLOCK FOR FEM PINS 12 CONNECTOR HOUSING 12 CLAMP WITH STRAIN RELIEF SLEEVING PLASTIC 5MM IB LINE SYNC TRANSFORMER FC BD FREASS'Y 9400-9D WIRE TYPE 003 BROWN 35CM WIRE TYPE 003 RED 35CM WIRE TYPE 003 RED 35CM WIRE TYPE 003 BLUE 35CM WIRE TYPE 004 BLUE 35CM WIRE TYPE 006 RED 17CM WIRE TYPE 006 GREEN 17CM WIRE TYPE 006 GREEN 17CM WIRE TYPE 006 WHITE 17CM WIRE TYPE 006 WHITE 17CM WIRE TYPE 007 BLACK 4CM WIRE TYPE 011 RROWN 11CM WIRE TYPE 011 RED 11CM WIRE TYPE 011 PLUE 11CM WIRE TYPE 011 BLUE 11CM	CABLE GPIR  CABLE GPIR  SWITCH CABLE  LINE CABLE  SE  SES COMP 1/4W 5% 1.2 K  CONNECTOR HOUSING 12  CLAMP WITH STRAIN RELIEF  SLEEVING PLASTIC SMM ID  LINE SYNC TRANSFORMER  FC BD PREASS'Y 9400-9D  WIRE TYPE 003 BROWN 35CM  WIRE TYPE 003 BROWN 35CM  WIRE TYPE 003 RUB 35CM  WIRE TYPE 004 RED 17CM  WIRE TYPE 006 GREEN 17CM  WIRE TYPE 006 GREEN 17CM  WIRE TYPE 006 WHITE 17CM  WIRE TYPE 011 BROWN 11CM  WIRE TYPE 011 RED 11CM  WIRE TYPE 011 PLUE 11CM  WIRE TYPE 011 RUBE 11CM  WIRE TYPE 011 RUBE 11CM  WIRE TYPE 011 RUBE 11CM	CABLE GPIR 57 B SWITCH CABLE 58 B LINE CABLE 59 B RES COMP 1/4W 5% 1.2 K 60 P RES COMP 1/4W 5% 15 K 61 P TAB FC MTG 2.8 X .5 MM 62 P BLOCK FOR FEM PINS 12 63 P CONNECTOR HOUSING 12 64 P CLAMP WITH STRAIN RELIEF 65 P SLEEVING PLASTIC SMM IB 67 P LINE SYNC TRANSFORMER 68 B PC BD PREASS'Y 9400-9D 69 B WIRE TYPE 003 BROWN 35CM 70 B WIRE TYPE 003 BROWN 35CM 70 B WIRE TYPE 003 RED 35CM 71 B WIRE TYPE 003 RED 35CM 72 B WIRE TYPE 004 RED 17CM 75 B WIRE TYPE 006 GREEN 17CM 75 B WIRE TYPE 006 GREEN 17CM 76 B WIRE TYPE 006 BLUE 17CM 77 B WIRE TYPE 006 WHITE 17CM 78 B WIRE TYPE 006 WHITE 17CM 79 B WIRE TYPE 006 WHITE 17CM 79 B WIRE TYPE 007 BLACK 4CM 80 B WIRE TYPE 011 BROWN 11CM 81 B WIRE TYPE 011 RED 11CM 82 B WIRE TYPE 011 YELLOW 11CM 83 B WIRE TYPE 011 PLUE 11CM 84 B	DESCRIPTION         RV NUMBR         SC UM           CABLE GPIB         57 B EA           SWITCH CABLE         58 B EA           LINE CABLE         59 R CA           RES COMP 1/4W 5% 1.2 K         60 P EA           RES COMP 1/4W 5% 1.5 K         61 P EA           TAB FC MTG 2.8 X .5 MM         62 P EA           BLOCK FOR FEH PINS 12         63 P EA           CONNECTOR HOUSING 12         64 P EA           CLAMP WITH STRAIN RELIEF         65 P EA           SLEEVING PLASTIC 5MM ID         67 P ME           LINE SYNC TRANSFORMER         68 B EA           PC BD FREASS'Y 9400-9D         69 R EA           WIRE TYPE 003 BROWN 35CM         70 B EA           WIRE TYPE 003 RED 35CM         71 B EA           WIRE TYPE 003 YELLOW 35CM         72 B EA           WIRE TYPE 004 RED 17CM         74 B EA           WIRE TYPE 005 RED 17CM         75 B EA           WIRE TYPE 006 GREEN 17CM         77 B EA           WIRE TYPE 006 BLUE 17CM         78 B EA           WIRE TYPE 006 WHITE 17CM         79 B EA           WIRE TYPE 001 RROWN 11CM         81 B EA           WIRE TYPE 011 RROWN 11CM         82 B EA           WIRE TYPE 011 RED 11CM         83 B EA	CABLE GPIR 57 B EA 1.00 SWITCH CABLE 59 B CA 1.00 LINE CABLE 59 B CA 1.00 RES COMP 1/4W 5% 1.2 K 60 P EA 2.00 RES COMP 1/4W 5% 15 K 61 P EA 2.00 BLOCK FOR FEM PINS 12 63 P EA 1.00 CONNECTOR HOUSING 12 64 P EA 1.00 CLAMP WITH STRAIN RELIEF 65 P EA 1.00 SLEEVING PLASTIC 5MM IB 67 P ME 0.30 LINE SYNC TRANSFORMER 68 B EA 1.00 PC BD PREASS'Y 9400-9B 69 B EA 1.00 WIRE TYPE 003 BROWN 35CM 70 B EA 1.00 WIRE TYPE 003 RED 35CM 71 B EA 1.00 WIRE TYPE 003 BLUE 35CM 72 B EA 1.00 WIRE TYPE 004 BLACK 17CM 74 B EA 2.00 WIRE TYPE 006 BLACK 17CM 75 B EA 1.00 WIRE TYPE 006 GREEN 17CM 75 B EA 1.00 WIRE TYPE 006 GREEN 17CM 77 B EA 1.00 WIRE TYPE 006 BLUE 17CM 78 B EA 1.00 WIRE TYPE 006 WHITE 17CM 79 B EA 1.00 WIRE TYPE 006 WHITE 17CM 79 B EA 1.00 WIRE TYPE 009 BLACK 4CM 80 B EA 4.00 WIRE TYPE 011 RROWN 11CM 81 B EA 1.00 WIRE TYPE 011 RROWN 11CM 82 B EA 1.00 WIRE TYPE 011 PLUE 11CM 83 B EA 1.00 WIRE TYPE 011 PLUE 11CM 84 B EA 1.00 WIRE TYPE 011 PLUE 11CM 84 B EA 1.00 WIRE TYPE 011 PLUE 11CM 84 B EA 1.00 WIRE TYPE 011 PLUE 11CM 84 B EA 1.00 WIRE TYPE 011 PLUE 11CM 84 B EA 1.00	DESCRIPTION         RV NUMBR         SC UM ASSEMBLY         FACTR           CABLE GPIR         57 R EA         1.00 1.000           SWITCH CABLE         58 R EA         1.00 1.000           LINE CABLE         59 R CA         1.00 1.000           RES COMP 1/4W 5% 1.2 K         60 P EA         2.00 1.000           RES COMP 1/4W 5% 15 K         61 P EA         2.00 1.000           TAB FC MTG 2.8 X .5 MM         62 P EA         6.00 1.000           BLOCK FOR FEM PINS 12         63 P EA         1.00 1.000           CONNECTOR HOUSING 12         64 P EA         1.00 1.000           CLAMP WITH STRAIN RELIEF         65 P EA         1.00 1.000           SLEEVING PLASTIC SMH IB         67 P ME         0.30 1.000           LINE SYNC TRANSFORMER         68 B EA         1.00 1.000           PC BD PREASS'Y 9400-9B         69 R EA         1.00 1.000           WIRE TYPE 003 BROWN 35CM         70 R EA         1.00 1.000           WIRE TYPE 003 RED 35CM         71 B EA         1.00 1.000           WIRE TYPE 003 BLUE 35CM         72 B EA         1.00 1.000           WIRE TYPE 006 RED 17CM         74 R EA         2.00 1.000           WIRE TYPE 006 GREEN 17CM         75 B EA         1.00 1.000           WIRE TYPE 006 BLUE 17	DESCRIPTION PV NUMBR SC UM ASSEMBLY FACTR SEQ  CABLE GPIB 57 B EA 1.00 1.000 C SWITCH CABLE 58 B EA 1.00 1.000 C LINE CABLE 59 B EA 1.00 1.000 C RES COMP 1/4W 5% 1.2 K 60 P EA 2.00 1.000 C RES COMP 1/4W 5% 15 K 61 P EA 2.00 1.000 C RES COMP 1/4W 5% 15 K 61 P EA 2.00 1.000 C RES COMP 1/4W 5% 15 K 61 P EA 2.00 1.000 C CONNECTOR HOUSING 12 63 P EA 1.00 1.000 C CLAMP WITH STRAIN RELIEF 65 P EA 1.00 1.000 C SLEEVING PLASTIC SHM IB 67 P HE 0.30 1.000 C LINE SYNC TRANSFORMER 68 B EA 1.00 1.000 C PC BD PREASSY 9400-9D 69 B EA 1.00 1.000 C WIRE TYPE 003 BROWN 35CM 70 B EA 1.00 1.000 C WIRE TYPE 003 YELLOW 35CM 72 B EA 1.00 1.000 C WIRE TYPE 003 YELLOW 35CM 73 B EA 1.00 1.000 C WIRE TYPE 003 SCH 74 B EA 2.00 1.000 C WIRE TYPE 004 REACK 17CM 74 B EA 2.00 1.000 C WIRE TYPE 006 REEN 17CM 75 B EA 1.00 1.000 C WIRE TYPE 006 GREEN 17CM 77 B EA 1.00 1.000 C WIRE TYPE 006 GREEN 17CM 77 B EA 1.00 1.000 C WIRE TYPE 006 GREEN 17CM 78 B EA 1.00 1.000 C WIRE TYPE 006 GREEN 17CM 78 B EA 1.00 1.000 C WIRE TYPE 006 GREEN 17CM 78 B EA 1.00 1.000 C WIRE TYPE 006 GREEN 17CM 78 B EA 1.00 1.000 C WIRE TYPE 006 WHITE 17CM 78 B EA 1.00 1.000 C WIRE TYPE 006 BLUE 17CM 78 B EA 1.00 1.000 C WIRE TYPE 006 BLUE 17CM 78 B EA 1.00 1.000 C WIRE TYPE 007 BLACK 4CM 80 B EA 4.00 1.000 C WIRE TYPE 011 BROWN 11CM 81 B EA 1.00 1.000 C WIRE TYPE 011 RED 11CM 82 B EA 1.00 1.000 C WIRE TYPE 011 RED 11CM 83 B EA 1.00 1.000 C WIRE TYPE 011 RED 11CM 84 B EA 1.00 1.000 C	TIEM   ST DTY PER   YIELD TO   LEAD	DESCRIPTION RV NUMBR SC UM ASSEMBLY FACTR SEQ TIME  CABLE GPIB 57 B EA 1.00 1.000 0 0  SMITCH CABLE 58 B EA 1.00 1.000 0 0  LINE CABLE 59 R EA 1.00 1.000 0 0  RES COMP 1/4W 5Z 1.2 K 60 P EA 2.00 1.000 0 0  RES COMP 1/4W 5Z 1.5 K 61 P EA 2.00 1.000 0 0  TAB PC MTB 2.8 X .5 MM 62 P EA 6.00 1.000 0 0  BLOCK FOR FEM PINS 12 63 P EA 1.00 1.000 0 0  CONNECTOR HOUSING 12 64 P EA 1.00 1.000 0 0  CLAMP WITH STRAIN RELIEF 65 P EA 1.00 1.000 0 0  SLEEUING PLASTIC 5MM IB 67 P ME 0.30 1.000 0 0  LINE SYNC TRANSFORMER 68 B EA 1.00 1.000 0 0  WIRE TYPE 003 BROWN 35CM 70 R EA 1.00 1.000 0 0  WIRE TYPE 003 RED 35CM 71 B EA 1.00 1.000 0 0  WIRE TYPE 003 RED 35CM 72 B EA 1.00 1.000 0 0  WIRE TYPE 003 SLUE 35CM 73 B EA 1.00 1.000 0 0  WIRE TYPE 004 RED 17CM 74 R EA 2.00 1.000 0 0  WIRE TYPE 006 RED 17CM 75 B EA 1.00 1.000 0 0  WIRE TYPE 006 RED 17CM 75 B EA 1.00 1.000 0 0  WIRE TYPE 006 GREEN 17CM 77 R EA 1.00 1.000 0 0  WIRE TYPE 006 BLUE 17CM 78 B EA 1.00 1.000 0 0  WIRE TYPE 006 WHITE 17CM 79 B EA 1.00 1.000 0 0  WIRE TYPE 006 WHITE 17CM 79 B EA 1.00 1.000 0 0  WIRE TYPE 006 WHITE 17CM 79 B EA 1.00 1.000 0 0  WIRE TYPE 011 ROWN 11CM 81 B EA 1.00 1.000 0 0  WIRE TYPE 011 ROWN 11CM 81 B EA 1.00 1.000 0 0  WIRE TYPE 011 RED 11CM 82 B EA 1.00 1.000 0 0  WIRE TYPE 011 RED 11CM 83 B EA 1.00 1.000 0 0  WIRE TYPE 011 RED 11CM 83 B EA 1.00 1.000 0 0	TITCH   ST DTY PER   YIELD TO   LEAD   EFFECTIV

MFG,RE,291,2 LeCros SA MANUFACTURING MANAGEMENT DATABASE 999 16-MAY-1989 09:45 INDENTED BILL

INDENTED BILL OF MATERIALS

DATABASE: 999

REQUESTER: BRUNO\_F

FAGE NO: 1

# SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS OF 16/05/89

CLASS CODE: 2
SUBASSEMBLIES
PART: F9401-2

DESC: COMPLETED BOARD F9401-2

COMPONENT PART 123456789012345	DESCRIPTION	ITEM RV NUMBR S(	ST MU C	OTY PER ASSEMBLY	YIELD FACTR	TO	OFFSET LEAD TIME	EFFECTIV DATE	INACTIVE DATE
102412101		1 P			1.000			00/00/00	
102412180		2 P			1.000			00/00/00	
102412330		3 F			1.000			00/00/00	
102412560		4 P			1,000			00/00/00	
103307103		5 P			1,000			00/00/00	
103427104		6 F			1.000			00/00/00	
103506331	CAP CERA HONO 100V 330 PF	7 F	Eŕ	1+00	1.000			) 00/00/00 \ 00/00/00	
103625471	CAP CERA MONO 100V 470 PF	8 F	t.f	1.00	1.000			) 00/00/00	
142214156	CAP TANT DIP CASE 15 UF	9 P	E f	1.00	1.000			00/00/00 00/00/00	
146424106	CAP MINI ALUM 20% 10 UF	. 10 F	L.F	1 + V \	1,000			) 00/00/00 5 66/66/66	
161335102	CAP HIN1 ALUM 20% 10 UP RES COMP 1/4W 5% 1 K RES COMP 1/4W 5% 10 K RES COMP 1/4W 5% 16 K RES COMP 1/4W 5% 300 DHMS RES COMP 1/4W 5% 470 DHMS RES COMP 1/4W 5% 510 DHMS RES COMP 1/4W 5% 5.1 K RESISTOR NETWORK 10 K	11 F	E		1.000			0 00/00/00 0 00/00/00	
161335103	RES COMP 1/4W 5% 10 K	12 F	E/		1.000			00/00/00	
161335163	RES COMP 1/4W 5Z 16 K	15 P	E		1,000			0 00/00/00	
161335301	RES CUMP 1/4W 5% 300 UHM5	14 P	Ł,f		1.000			00/00/00	
161335471	RES COMP 1/4W 5% 470 OHMS	15 P	E		1.000			0 00/00/00	
161335511	RES COMP 1/4W 5% 510 OHMS	16 P	Εį		1.000			0 00/00/00	
161335512	RES CUMP 1/4W 5% 5.1 K	1/ 8	E		1,000			0 00/00/00	
190042103	RESISTOR NETWORK 10 K	18 P	Ef		1.000			0 00/00/00	
190642102		19 P			1.000			0 00/00/00	
190842562	RES NETWORK 5.6K	20 P			1,000			0 00/00/00	
200031028	IC 2-IN NAND GT SN74LSOON	21 F	1.0		1.000		-		) 99/99/99 S 00/00/00
200031049		22 P			1.000				) 99/99/97 } 99/99/97
200031051		23 F			0 1,000				) 99/99/99
200031066	IC POS NAND GT SN74LS132N	24 P			1,000				) 99/99/99 ) 99/99/99
200031073	IC 2-IN POS OR SN74LS32N	25 F			0 1.00( ) 1.00(				) 99/99/99
200031086	IC 2-IN AND GAT SN74LSOSN	26 F							, 99/99/99 9-99/99/99
200031089	IC BUS BUFFER SN74LS125N	27 F			0 1.00( N 1.00(		•		5 <b>99/99/9</b> 9
200031095	IC HEX INVERTER SN74LS14N	28 F			0 1.00(				0 57/57/3/ 0 99/ <b>99/9</b> 3
200041044	IC MULTIVIER SN74LS123N	29 F			0 1,000				
200041066	IC FLIP-FLOP SN74LS109N	30 F			0 1.00(				) <b>99/99/9</b> 9 N 66/03/99
200041139	IC DEC/MULTIPL SN74LS139N IC OCTAL BUFF SN74LS244N	31 F 32 F			0 1.000 0 1.000				) 99/99/99 ) 99/99/99
200071007	10 DUE VOTTIER CHOATCOATH	32 F	. c	ri አንሂላ አ ማ ሊነ	0 1.000 0 1.000				) 99/99/99 ) 99/99/99
200071245					0 1:00( 0 1:00(				) 99/99/99
200330033	IC QUAD 2-IN NOR SN74LS33.	34 F 35 F			0 1,000				2 99/99/99 2 99/99/99
200441002	IC MULTIVIRRATOR AM26S02								) 99/99/94
207197210	IC BUS INTERF CONTR 7210	36 P 37 F			0 1.00( 0 1.00(				0 <b>99/99/9</b> 1
207470160	IC OCTAL BUS XCVR 75160A IC OCTL BUS XCEIR 75161A	37 r 38 f			0 1,000		•		0 <b>6</b> 6/66/6
207470161	DIODE ZENER 3.45V 1N703A	39 F			0 1,000				0 99/99/97
240225703		40 F			0 1.000				0 99/99/95
253010835	DIODE HOT CARRIER HP2835 TRANSISTOR NPN 2N5962	40 F			0 1,000				v 3377777 0 99/99/91
270170002					0 1,000				0 777777 0 99799793
275170002	TRANSISTOR PNP 2M5771	42 (			0 1.00				0 99/99/91
400331016	SOCKET IC ST DIP-16	43 1							0 99/99/95 0 99/99/95
403950002	POLARIZING KEY	44 F			0 1.00				
454211016	HOR SOLD TAIL TO MALE 16	45 (			0 1.00				0 99/99/9 : A 60/00/0:
454211026	HDR SOLD TAIL TO MALE 26	46 F			0 1.00			0.00/00/0	
454610096	HDR DIP SOLD TO MALE 96	47 (			0 1.00			0 00/00/0	
454620096	HIR SOLD TAIL/FEM PIN 96	48 f			0 1,004 A-1-66			0 00/00/0	Q-99/99/9- Q-99/99/9-
585252354	RIVET HOLLOW 2,5X9MM	49 1		.H 4+♡	†°1700	0	v	v vv/vv/0	v + 0.77/7

FG.RE, 291, 2 LeCros SA MANUFACTURING HANAGEMENT DATABASE 999

5-MAY-1989 09:45

#### INDENTED BILL OF MATERIALS \_\_\_\_\_

DATABASE: 999 REQUESTER: BRUNO\_X

PAGE NO:

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS OF 16/05/89

.ASS CODE: JRASSEMBLIES WT: F9461-2

ISC: COMPLETED ROARD F9401-2 UOM; EA SC: R REV;

ROUTE OFFSET YIELD TO LEAD EFFECTIV INACTIVE

ITEM ST GTY PER IMPONENT PART DESCRIPTION RV NUMBR SC UM ASSEMBLY FACTR SEG DATE DATE 34567890123456789012345-----9401203 FC BD PREASS'Y 9401-2 50 B EA 1.00 1.000 10 0 00/00/00 99/99/99

16-MAY-1989 09:45

# INDENTED BILL OF MATERIALS

DATABASE: 999 REQUESTER: BRUND\_K PAGE NO: 1

SORTED BY ASSEMBLY PART NUMBER: ITEM NUMBER AS OF 16/05/89

CLASS CODE: SUBASSEMBLIES PART: F9401-2/1

DESC: COMPLETED BOARD F9401-2/1

	DESC: COMPLETED BOARD F9401-2/1  COMPONENT PART 123456789012345	tum; EA SC: K KEV;	Poli	ITEM	ST	QTY PER	YIELD		OFFSET LEAD	EFFECTIV	INACTIVE
	COMPONENT PART	DESCRIPTION	ΚV	NUMBR SU	, un	ASSEMBLI	THUIN	BEU	1.1315.	DHIL	PHIC.
	1234567890123456789012345	O.F. ACO. 5405 4050		1 0	A	3 00	1 000	10		00/00/00	90/00/00
	102412101	CAP CERA DISC 100V 100PF CAP CERA DISC 100V 120 PF CAP CERA DISC 100V 18 PF CAP CERA DISC 100V 33PF CAP CERA DISC 100V 56 PF		1 7 0	Ef	1 AA	1.000			00/00/00	
	102412121	CAP CENA 015C 100V 120 FF		2 F	EM EA	1100				)	
	102412180	CAP CERA DISC 100V 18 PF		35	£#	2.00	1.000			) 00/00/00 ) 00/00/00	
	102412330	CAP CERA DISC 100V 33PF		4 17	EH m	1.00	1.000			) 00/00/00 ) 00/00/00	
		CAP CERA DISC 100V 56 FF		7 G	E F	1.00	1.000			) 00/00/00 ) 00/00/00	
	103307103			7 P			1.000			) 00/00/00 ) 00/00/00	
	103427104	CAP CERA MONO 100V 330 PF		8 P	EA	1.00	1.000			00/00/00	
	103506331	ALE AREA WAND LARRY 1777 BE		6 G		+ AA	1.000			) 00/00/00	
11	103625471	CAR TANT BID PACE 15 HE		10 D	L.F.	1.00	1.000			06/00/00	
	142214156 146424106	CAP MINI DIF CHSE 13 OF		11 P	F/	1.00	1.000			00/00/00	
		CAP CERA MUNU 100V 470 PF CAP TANT DIP CASE 15 UF CAP MINI ALUM 20% 10 UF RES COMP 1/4W 5% 1 K RES COMP 1/4W 5% 10 K RES COMP 1/4W 5% 16 K RES COMP 1/4W 5% 300 OHMS RES COMP 1/4W 5% 470 OHMS RES COMP 1/4W 5% 5.1 K RESISTOR NETWORK 10 K		12 P	F.	8.00	1.000			00/00/00	
	161335102 161335103	PES COMP 1/AM 5% 1 N		13 P	F.	1.00	1.000			00/00/00	
	161335163	DES COMP 1/AN 57 1A K		14 P	F.	3.00	1,000			00/00/00	
		DEC COME 1/48 57 TAA OUNG		15 P	F.	1.00	1,000			0 00/00/00	
	161335301	SEC COME 1/AU 57 A7A DUMC		14 15	E.	1.00	1,000			0 00/00/00	
	161335471	DEC COME 1/AU SY SIA DUNC		17 P	F.	, 1.00 5 1.00	1,000			00/00/00	
.,	161335511	DEC POWD 1/AU SY 5 1 K		10 0	E.	1.00	1.000			0 00/00/00	
	161335512	RESISTOR NETWORK 10 K		19 P 20 P 21 P	<u> </u>	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1.000			0 00/00/00 0 00/00/00	
	190042103	REDIDION METWORK IV N		17 F	E	1 1.00	1.000			0 00/00/00	
	190642102	RESISTOR NETWORK 1 K RES NETWORK 5.6K		20 5	£.,7	4 100	1.000			0 00/00/00	
1.00.00	190842562	TO DELIBURA DION TO DELIBURA DI CHINAL CADAL		ם ככ	E.	5 2.00	1,000				99/99/99
	200031028	IC 2-IN NAND GT SN74LSOON IC FLIP-FLOP SN74LS74N		27 P	F.	5 1.00 5 1.00	1.000				99/99/99
	200031049	IC 2-IN NOR GT SN74LS02N		24 5	F.	5 1.AC	1,000				99/95/99
	200031051			25 P			) i.000				99/99/99
	200031066	IC 2-IN POS OR SN74LS32N		26 P	Ę.	7 2.00 Δ 2.00	1.000				99/99/99
	200031073			27 P			0 1.00				99/99/99
and the .	200031086	IC BUS BUFFER SN74LS125N		28 P	F.	A 1.00	) 1.00(		-		) 99/99/99
	200031089 200031095	IC HEX INVERTER SN74LS14N		29 F	F	A 1.00	0 1.000				99799799
				30 F			1,000				) 99,99,99
	200031101	IC MULTIVIBR SN74LS123N		31 P	. F	A 1.0	0 1.00				0 99/79/99
	200041044	IC FLIP-FLOP SN74LS109N		32 P	F.	4 1.0	3 1.000				99/99/99
	200041066	IC DAT SEL/MP SN74LS257AN		י בט	F	۵ ۲.۵۱	0 1.00				0 <i>99/99/9</i> 9
	200041070	IC DEC/MULTIPL SN74LS139N		33 P 34 P	£	n 5.00 Δ 1.01	0 1.000				99/99/99
	200041139	IC OCTAL BUFF SN74LS244N		35 P			0 1,00		•		0 99/99/99
	200071007	IC BUS XCEIVER SN74LS245N		36 P			0 1.000				79/99/99
	200071245	IC BX DYN HEN DRIV AM2966		37 P			0 1.00				) 99/99/99
	200072966	IC QUAB 2-IN NOR SN74LS33		38 P			0 1.00				99799799
	200330033	IC B-TYPE POS FLOP 74F74		39 P			0 1.00				0 99/99/99
	200340074	IC D-TYPE FLOF 74F175		40 F			0 1.00				0 99/99/99
	200341175 200441002	IC MULTIVIBRATOR AM28502		41 P			0 1.00				0 99/99/99
		IC RAM HM50256-15		42 F			0 1.00				- 0-99/99/99
	205240256 207197210	IC BUS INTERF CONTR 7210		43 P			0 1.00				o 99/99/99
	207470160	IC OCTAL BUS XCVR 75160A		44 F			0 1,00				0 99/99/99
	207470160	IC DOWL BUS XCEIR 75161A		45 P			0 1,00				0 99799799
	240225703	DIODE ZENER 3.45V 1N703A		46 F			0 1.00				0 99/99/74
	253010835	DIOGE HOT CARRIER HP2835		47 F			0 1.00				ŋ <del>9</del> 9/99/97
	270170002	TRANSISTOR NPN 2N5962		48 P			0 1.00				0 99/99/99
	275170002	TRANSISTOR PHP 2N5771		49 F			0 1 00		-	0.0070070	

4FG:RE:291:2 LeCros

LeCros SA MANUFACTURING MANAGEMENT DATABASE 999

INDENTED BILL OF MATERIALS

DATARA

DATABASE: 999 REQUESTER: BRUND\_K FAGE NO: 2

SORTED BY ASSEMBLY PART NUMBER, ITEM NUMBER AS OF 16/05/89

CLASS CODE: 2
BURASSEMBLIES

PART: F9401-2/1

16-MAY-1989 09:45

MESC: COMPLETED BOARD F9401-2/1

								ROUTE	OFFSET		
			ITEM		SŢ	GTY PER	YIELD	Tü	LEAD	EFFECTIV	INACTIVE
COMPONENT PART	DESCRIPTION	RV	NUMBR	SC	UΗ	ASSEMBLY	FACTR	SEQ	TIME	DATE	DATE
.234567890123456789012345					·						
100331016	SOCKET IC ST DIP-16		50	Ę	EΑ	1.00	1,000	10	0	00/00/00	99/99/99
103950002	POLARIZING KEY		51	Ē,	£Α	4.00	1.000	10	0	00/00/00	99/99/99
154211016	HDR SOLD TAIL TO MALE 16		52	F	EΑ	1.00	1.000	10	Ö	00/00/00	99/99/99
154211026	HDR SOLD TAIL TO MALE 26		53	F	ΕA	1.00	1.000	10	0	00/00/00	99/99/99
154610096	HDR DIP SOLD TO MALE 96		54	۴	EΑ	1.00	1,000	10	0	00/00/00	99/99/99
154620096	HDR SOLD TAIL/FEM PIN 96		55	F:	ΕA	1.00	1.000	10	0	00/00/00	99/99/99
185252354	RIVET HOLLOW 2,5X9MM		56	F	ΕA	4.00	1,000	10	Ó	00/00/00	99/99/99
19401203	PC BD PREASS'Y 9401-2		57	B	EΑ	1,00	1.000	10	0	00/00/00	99/99/99

MFG:RE:291:2 LeCrow SA MANUFACTURING MANAGEMENT DATABASE 999

16-MAY-1989 09:46

#### INDENTED BILL OF MATERIALS

DATABASE: 999 REQUESTER: BRUNO\_I

PAGE NO:

### SORTED BY ASSEMBLY PART NUMBER: ITEM NUMBER AS OF 16/05/89

CLASS CODE: SUBASSEMBLIES

PART: ACCESSORIES-9400A

DESC: ACCESSORIES FOR 9400A

								ROUTE	OFFSET		
COMPONENT PART	DESCRIPTION	RV	ITEM NUMBR	SC					LEAD TIME		INACTIVE DATE
1234567890123456789012345											
589203218	AC CORD/US-CANADA PLUG		1	۴	ΕÁ	0.30	1.000	0	0	00/00/00	99/99/99
589202100	AC CORD/PLUG FOR FRANCE		2	Ē,	ΕA	0.10	1.000	0	0	00/00/00	99/99/99
589202200	AC CORD/PLUG FOR GERMANY		3	P	ΕA	0.15	1.000	0	0	00/00/00	99/99/95
589203100	AC CORD/"SEV-ASE" PLUG		4	p.	ΕA	0.05	1,000	0	0	00/00/00	99/99/99
407099008	PLUG FOR AC LINE -ENGLAND		5	ŗ	EΑ	0.10	1,000	0	0	00/00/00	<del>99/99/</del> 99
433162315	FUSE SLO-BLO 250V 3.15AMP		6	P	E٨	1.20	1.000	0	Ü	00/00/00	99/99/9°
433162160	FUSE SLO-BLO 250V 1.6AMP		7	f	ΕA	0.80	1.000	0	0	00/00/00	99/99/95
P9010	PROBE DC-250MHZ/ATTN 10:1		8	F'	EΑ	2.00	1.000	Ø	0	00/00/00	99/99/99
597940011	SHIPPING CARTON 9400		9	P	EA	1.00	1.000	0	()	00/00/00	<b>99/9</b> 9/95
597940012	SHIPPING INSERT 9400		10	P	EΑ	2.00	1.000	0	0	00/00/00	99/99/95
597940014	PLASTIC BAG FOR 9400		11	P	ΕA	2,00	1.000	0	Õ	00/00/00	99/99/99
597940015	MANUAL/ACCESSORY CTN 9400		12	P	ΕA	1.00	1,000	()	Q	00/00/00	99/99/99
0H9400A-E	OPERATOR'S MANUAL 9400A		13	F	ĒΑ	0.80	1,000	0	(	25/04/39	99/99/95
DH9400A-F	OPERATOR'S MANUAL 9400A		14	B	EΑ	0.10	1.000	0	0	25/04/89	<b>99/9</b> 9/90
0H9400A-G	OPERATOR'S MANUAL 9400A		15	F	ΕA	0.10	1.000	0	(	25/04/89	99/99/99
	1234567890123456789012345 589203218 589202100 589202200 589203100 407099008 433162315 433162160 P9010 597940011 597940012 597940014 597940015 0M9400A-E 0M9400A-F	1234567890123456789012345	1234567890123456789012345	COMPONENT PART   DESCRIPTION   RV NUMBR	COMPONENT PART   DESCRIPTION   RV NUMBR   SC	COMPONENT PART   DESCRIPTION   RV NUMBR   SC UM   1234567890123456789012345	COMPONENT PART   DESCRIPTION   RV NUMBR SC UM ASSEMBLY	COMPONENT PART         DESCRIPTION         RV NUMBR SC UM ASSEMBLY FACTR         FACTR           1234567890123456789012345	TIEM   ST 0TY PER   YIELD TO	COMPONENT PART  DESCRIPTION  RV NUMBR SC UM ASSEMBLY FACTR SEQ TIME  1234567890123456789012345  AC CORD/US-CANADA PLUG  AC CORD/US-CANADA PLUG  AC CORD/PLUG FOR FRANCE  AC CORD/PLUG FOR GERMANY  AC CORD/PLUG FOR GERMANY  AC CORD/PLUG FOR GERMANY  AC CORD/SEV-ASE' PLUG  AC CORD/PLUG FOR GERMANY  AC CORD/PLUG FOR FRANCE  A	TIEM   ST 0TY PER   YIELD TO   LEAD   EFFECTIVE   COMPONENT PART   DESCRIPTION   RV NUMBR SC   UM ASSEMBLY   FACTR SEQ   TIME   DATE

# DIGITAL OSCILLOS.

PRINTED 12-Apr-88 REV DATE 25-Nov-87 MCN DATE 25-Nov-87

LRS	PART	no no	DESCRIPT	ION				QTY
829	400	**()	LOOSE PARTS	M9400	LECROY LOGO/1.2	M/1.4NS	RISE/EUROPE PL:M9400	2
869	400	200	COMPLETED BOARD COMPLETED BOARD COMPLETED BOARD	F9400-2	839400101(1) 839400200(1) 839400310(1)		PL:F9400-1 PL:F9400-2	1 1
869	400	400	COMPLETED BOARD COMPLETED BOARD	F9400-4	839400310(1) 839400400(1) 859400500(1)		PL:F9400-3A PL:F9400-4 PL:F9400-5	2 1 1
869	400	800	COMPLETED BOARD	F9400-7 F9400-8	839400700(1) 839400800(1)		PL:F9400-7 PL:F9400-8	ī 1
			COMPLETED BOARD COMPLETED BOARD		859400900(1)8394 839401200 (1)	100901(1)	PL:F9400-9 PL:F9401-2	1 1

NOTE: NOTE: 3 NOTE: NOTE: 5 6 NOTE: NOTE: 7 NOTE: 8 NOTE: 9 NOTE: 10 NOTE: 11 NOTE: 12 NOTE: 13 NOTE: 14 NOTE: 15 MODEL NO 9400A ECON 2000 MCN 0 DUAL 175MHZ OSCIL.

PRINTED 12-Apr-88 REV DATE 10-Mar-88 MCN DATE 10-Mar-88

LRS	PART N	D DESCRIPTION		QT	Y
829 869 869 869 869 869 869	400 ** 400 10 400 20 400 31 400 40 400 51 400 70 400 80 400 90	COMPLETED BOARD F9400-3A COMPLETED BOARD F9400-5 COMPLETED BOARD F9400-7 COMPLETED BOARD F9400-8 COMPLETED BOARD F9400-9 COMPLETED BOARD F9400-9	839400101(1) 839400200(1) 839400310(1) 839400400(1) 859400500(1) 839400700(1) 839400800(1) 859400900(1)839400901(1)	PL:M9400 PL:F9400-1 PL:F9400-2 PL:F9400-3A PL:F9400-4 PL:F9400-5 PL:F9400-7 PL:F9400-8	

NOTE: NOTE: 2 NOTE: 3 NOTE: 4 NOTE: 5 NOTE: NOTE: 7 NOTE: 8 NOTE: 9 NOTE: 10 NOTE: 11 NOTE: 12 NOTE: 13 NOTE: 14 NOTE:

MODEL NO F9400-3 COMPLETED BOARD PRINTED 12-Apr-88
ECON 1010 REV DATE 19-Dec-86
MCN 1 MCN DATE 12-Aug-87
FAN HIST. NO 1010 FAN HIST. DATE

LRS	PART NO	DESCRIPTION		QTY
207 210	281 *29 *60 *32	IC MONOLOTHIC ADC TDC1029 IC A/D/A CONVERT HADAC G	DIP-24 CERAMIC/100 MSPS 1029 DIP 32	1 1
210	*80 202	IC SAMPLE & HOLD HSH202	DIP-24 PL:HSH202	1
480	*33 **1	CABLE CO-AX 30CM SMB-SMC	RG316/U PER DWG 9400-H2	1
550	430 106	SCREW CYL HD PHIL M3X6	ZINC PLATED STEEL	4
550	430 112	SCREW CYL HD PHIL M3X12	ZINC PLATED STEEL	2
551	430 100	FLAT WASHER M3	ZINC PLATED STEEL/OD 7MM	4
551	430 400	WASHER SHAKEPROOF M3	ZINC PLATED STEEL/EXTERNAL STAR	2
552	430 100	NUT HEX M3	ZINC PLATED STEEL	4
554	435 **1	SCREW SHEET METAL M3.5	ZINC PLATED STEEL CYL HD/PHILLIPS	2
709	400 301	HEATSINK	PER DWG 9400-3-M1	1
759	400 300	DELAY LINE 12.0 NS 9400-3	MECHANICAL & WIRE 593190316(9)	1
839	400 300	SOLDERED BOARD S9400-3	719400303(1) PL:S9400-3	1

NOTE: 1 PER DWG 9400-3-L1
NOTE: 2
NOTE: 3
NOTE: 4
NOTE: 5
NOTE: 6
NOTE: 7
NOTE: 8
NOTE: 9
NOTE: 10
NOTE: 11

NOTE:

NOTE:

NOTE: 15

12 13

14

MODEL NO S9400-3 ECON 1010 MCN 1

FAN HIST. NO

#### SOLDERED BOARD

PRINTED 12-Apr-88 REV DATE 19-Dec-86 MCN DATE 12-Aug-87

1010 FAN HIST. DATE

102 412 181 CAP CERA DISC 100V 180 PF 2% VIO "N18" 89 103 427 104 CAP CERA MONO 50V .01 UF 20% GEN PURP/LEADS CUT TO 1/2" 89 103 427 104 CAP CERA MONO 100V .1 UF 20% GENERAL PURPOSE 11 1046 554 476 CAP MINI ALUM 20% 10 UF 16V/RADIAL LEADS/.06 CTRS/.157X.295 12 146 634 106 CAP MINI ALUM 20% 47 UF 25V/RADIAL LEADS .100 CTRS/.25X472 3 146 634 106 CAP MINI ALUM 20% 47 UF 25V/RADIAL LEADS .100 CTRS/.25X472 3 146 634 106 CAP MINI ALUM 20% 10 UF 35V/RADIAL LEADS .100 CTRS/.25X472 3 146 634 106 CAP MINI ALUM 20% 10 UF 35V/RADIAL LEADS .100 CTRS/.248X.295 2 158 849 **9 CAP VARIABLE .5 - 2.5 PF RED MARK/.040 HI .125 DIA 1 158 849 **10 CAP VARIABLE .5 - 2.5 PF RED MARK/.040 HI .125 DIA 1 161 225 103 RES COMP 1/8W 5% 100 OHMS 1 161 225 103 RES COMP 1/8W 5% 15 OHMS 2 161 225 300 RES COMP 1/8W 5% 33 OHMS 2 161 225 300 RES COMP 1/8W 5% 30 OHMS 2 161 225 300 RES COMP 1/8W 5% 30 OHMS 2 161 225 471 RES COMP 1/8W 5% 33 OHMS 2 161 225 471 RES COMP 1/8W 5% 68 OHMS 2 161 225 471 RES COMP 1/8W 5% 68 OHMS 2 161 225 911 RES COMP 1/8W 5% 68 OHMS 2 161 225 911 RES COMP 1/8W 5% 68 OHMS 2 161 335 103 RES COMP 1/8W 5% 100 OHMS 1/8W 5% 11 161 335 103 RES COMP 1/4W 5% 100 OHMS 1/8W 5% 11 161 335 103 RES COMP 1/4W 5% 100 OHMS 108W 5% 11 161 335 202 RES COMP 1/4W 5% 100 OHMS 108W 5% 11 161 335 202 RES COMP 1/4W 5% 20 OHMS 104W 5% 100 OHMS 104W	103 307 103 CAP CERA MONO 50V .01 UF 20% GEN PURP/LEADS CUT TO 1/2" 89 103 427 104 CAP CERA MONO 100V .1 UF 20% GENERAL PURPOSE 11 103 506 331 CAP CERA MONO 100V 330 PF 10% STABLE 1 146 424 106 CAP MINI ALUM 20% 10 UF 16V/RADIAL LEADS/.06 CTRS/.157X.295 12 146 534 476 CAP MINI ALUM 20% 47 UF 25V/RADIAL LEADS .100 CTRS/.25X472 3 146 634 406 CAP MINI ALUM 20% 10 UF 35V/RADIAL LEADS .100 CTRS/.248X.295 158 849 **9 CAP VARIABLE .5 - 2.5 PF RED MARK/.040 HI .125 DIA 1 158 849 **10 CAP VARIABLE .5 - 2.5 PF RED MARK/.040 HI .125 DIA 1 161 225 101 RES COMP 1/8W 5% 100 OHMS 161 225 150 RES COMP 1/8W 5% 100 OHMS 1 161 225 150 RES COMP 1/8W 5% 10 OHMS 1 161 225 300 RES COMP 1/8W 5% 22 OHMS 33 OHMS 22 161 225 300 RES COMP 1/8W 5% 30 OHMS 33 OHMS 33 OHMS 22 161 225 401 RES COMP 1/8W 5% 470 OHMS 125 600 RES COMP 1/8W 5% 68 OHMS 22 161 225 600 RES COMP 1/8W 5% 68 OHMS 22 161 225 800 RES COMP 1/8W 5% 82 OHMS 125 600 RES COMP 1/8W 5% 10 OHMS 1/8W 5% 101 RES COMP 1/8W 5% 10 OHMS 1/8W 5% 101 RES COMP 1/8W 5% 10 OHMS 1/8W 5% 101 RES COMP 1/8W 5% 10 OHMS 1/8W 5% 101 RES COMP 1/8W 5% 10 OHMS 1/8W 5% 101 RES COMP 1/8W 5% 10 OHMS 1/8W 5% 101 RES COMP 1/8W 5% 10 OHMS 1/8W 5% 101 RES COMP 1/8W 5% 10 OHMS 1/8W 5% 101 RES COMP 1/4W 5% 10 OHMS 1/8W 5% 101 RES COMP 1/4W 5% 10 OHMS 1/8W 5% 101 RES COMP 1/4W 5% 10 OHMS 1/8W 5% 101 RES COMP 1/4W 5% 10 OHMS 1/8W 5% 101 RES COMP 1/4W 5% 10 OHMS 1/8W 5%	LRS	PART NO	D	ESCRIPTION			QTY
161 335 473 RES COMP 1/4W 5% 47 K 161 335 560 RES COMP 1/4W 5% 56 OHMS 161 335 620 RES COMP 1/4W 5% 62 OHMS	161 335 473 RES COMP 1/4W 5% 47 K 161 335 560 RES COMP 1/4W 5% 56 OHMS 161 335 620 RES COMP 1/4W 5% 62 OHMS 161 335 750 RES COMP 1/4W 5% 75 OHMS 161 335 820 RES COMP 1/4W 5% 82 OHMS 161 335 911 RES COMP 1/4W 5% 910 OHMS 168 531 281 RES PREC RN55D 68.1 OHMS 168 531 305 RES PREC RN55D 121 OHMS 168 531 325 RES PREC RN55D 196 OHMS 168 531 349 RES PREC RN55D 348 OHMS 1	102 103 103 103 104 104 105 105 106 116 116 116 116 116 116 116 116 116	412 181 307 103 427 104 506 331 424 106 554 476 634 106 849 **9 849 *10 225 103 225 200 225 200 225 300 225 300 225 471 225 680 225 820 225 820 225 911 335 101 335 102 335 103 335 103 335 202 335 220 335 220 335 220	CAP CERA CAP CERA CAP CERA CAP CERA CAP CERA CAP MINI CAP MINI CAP WARI CAP VARI RES COMP	DISC 100V MONO 50V MONO 100V ALUM 20% ALUM 20% ALUM 20% ALUM 20% ABLE .5 - ABLE 1 1/8W 5% 1 1/4W 5% 1	180 PF .01 UF .1 UF 330 PF 10 UF 47 UF 10 UF 2.5 PF 00 OHMS 10 OHMS 30 OHMS 30 OHMS 43 OHMS 68 OHMS 68 OHMS 68 OHMS 10 OHMS 10 OHMS 10 OHMS 10 OHMS 10 OHMS 20 OHMS 20 OHMS	20% GEN PURP/LEADS CUT TO 1/2" 20% GENERAL PURPOSE 10% STABLE 16V/RADIAL LEADS/.06 CTRS/.157X.295 25V/RADIAL LEADS .100 CTRS/.25X472 35V/RADIAL LEADS/.10 CTRS/.248X.295 RED MARK/.040 HI .125 DIA BLK MARK/.040 HI .125 DIA	1 89 11 1 12 3 2 1
161 335 473 RES COMP 1/4W 5% 47 K 161 335 560 RES COMP 1/4W 5% 56 OHMS 161 335 620 RES COMP 1/4W 5% 62 OHMS	161 335 473 RES COMP 1/4W 5% 47 K 161 335 560 RES COMP 1/4W 5% 56 OHMS 161 335 620 RES COMP 1/4W 5% 62 OHMS 161 335 750 RES COMP 1/4W 5% 75 OHMS 161 335 820 RES COMP 1/4W 5% 82 OHMS 161 335 911 RES COMP 1/4W 5% 910 OHMS 168 531 281 RES PREC RN55D 68.1 OHMS 168 531 305 RES PREC RN55D 121 OHMS 168 531 325 RES PREC RN55D 196 OHMS 168 531 349 RES PREC RN55D 348 OHMS 1	161 161 161	335 220 335 221 335 222	RES COMP RES COMP	9 1/4W 5% 9 1/4W 5% 2 9 1/4W 5%	20 OHMS 2.2 K		2 1 1 2
161 335 473 RES COMP 1/4W 5% 47 K 161 335 560 RES COMP 1/4W 5% 56 OHMS 161 335 620 RES COMP 1/4W 5% 62 OHMS	161 335 473 RES COMP 1/4W 5% 47 K 161 335 560 RES COMP 1/4W 5% 56 OHMS 161 335 620 RES COMP 1/4W 5% 62 OHMS 161 335 750 RES COMP 1/4W 5% 75 OHMS 161 335 820 RES COMP 1/4W 5% 82 OHMS 161 335 911 RES COMP 1/4W 5% 910 OHMS 168 531 281 RES PREC RN55D 68.1 OHMS 168 531 305 RES PREC RN55D 121 OHMS 168 531 325 RES PREC RN55D 196 OHMS 168 531 349 RES PREC RN55D 348 OHMS 1	161 161 161 161	335 272 335 301 335 331 335 333	RES COMP RES COMP RES COMP	0 1/4W 5% 0 1/4W 5% 3 0 1/4W 5% 3 0 1/4W 5%	2.7 K 300 OHMS 30 OHMS 33 K		2 2 3 1
	161 335 820 RES COMP 1/4W 5% 82 OHMS 161 335 911 RES COMP 1/4W 5% 910 OHMS 168 531 281 RES PREC RN55D 68.1 OHMS 168 531 305 RES PREC RN55D 121 OHMS 168 531 325 RES PREC RN55D 196 OHMS 168 531 349 RES PREC RN55D 348 OHMS 1	161 161 161	335 473 335 560 335 620	RES COMP RES COMP	9 1/4W 5% 9 1/4W 5% 9 1/4W 5%	47 K 56 OHMS 62 OHMS		1 1 1

**(** 

MODEL NO S9400-3 ECON 1010

### SOLDERED BOARD

PRINTED 12-Apr-88 REV DATE 19-Dec-86 MCN DATE 12-Aug-87

MCN 1 FAN HIST. NO

1010

FAN HIST, DATE

			•		
LRS	PART	NO	DESCRIPTION		QTY
168	531 4	125	RES PREC RN55D 2.15 1	<b>(</b>	1
168	531 4	139	RES PREC RN55D 3.01 i		ī
168	531 5	553	RES PREC RNSSD 46 4 1	*	4
168	531	585	RES PREC RN55D 100 I	•	. 1
181	437 .1	101	RES PREC RN55D 46.4 1 RES PREC RN55D 100 1 RES VARI CERMET 100 OHM	5 1/2W 10%	1
181	437 1	102	RES VARI CERMET 1 1	( 1/2W 10%	3
181	437	103	RES VARI CERMET 10 1	( 1/2W 10%	2
181	437	201	RES VARI CERMET 200 OHM	1/2W 10%	1
181	437	500 501	RES VARI CERMET 50 OHM	5 1/2W 10%	1
100	43/ 3	0 U L	RES VARI CERMET 500 OHM	5 1/2W 10%	2
100	ተለኃ ለ	421 473	RESISTOR NETWORK 220 OHM	SIP-IU	1
100	ኅሄፊ ዓ ★//ግ ያ	# / # ? 2 D	RESISTOR NETWORK 4/U OHM	5 SIP-10	2
190	642	171	RESISTOR NETWORK 470 OHM	5 GID_6	Ţ
190	642 8	320	RESISTOR NETWORK 82 OHM	S STP-6	4
190	842 4	171	RESISTOR NETWORK 470 OHM	S SIP-8	1
190	842 8	320	RESISTOR NETWORK 82 OHMS	S SIP-8	1
200	*31 *	28	IC 2-IN NAND GT SN74LS001	N DIP-14	1
200	*31 *	46	IC HEX INVERTER SN74LS041	I DIP-14	ī
200	*31 *	57	IC 3-IN POS NOR SN74LS271	TRIPLE PKG/DIP-14	
200	*31 *	86	IC 2-IN AND GAT SN74LS08	QUAD PKG/DIP-14	1
200	*32 *	10	IC 2-IN NAND BUF 74LS38PG	QUAD PKG/OP COLL/DIP-14	1
200	*41 *	27	IC QUAD SEL/MP SN74LS1571	2-LINE-TO-1-LINE/DIP-16	3
200	*41 *	62	IC DEC/DEMULTP SN74LS1381	S 1/2W 10% S SIP-10 S SIP-10 S SIP-6 S SIP-6 S SIP-8 N DIP-14 N DIP-14 N TRIPLE PKG/DIP-14 N QUAD PKG/OP COLL/DIP-14 C QUAD PKG/OP COLL/DIP-16 N DIP-16 N DIP-16 N DIP-16 N DIP-16 N DIP-16 N DIP-16 PIT (PURE COMM TO PRO-	1
200	ች/⊥ ቸ ኃላቢ 1	₹# <u>.</u> :10:	IC 8 X BUFFER SN/4LS240	MOLDED DIP-20 TRI-STATE OF	JTPUTS 10
200 .	340 3	113 178	TO DADALTEL D DEC. 74E276	DIP-16/QUAD PKG	10H113 2
200	340 3 341 1	06	$10^{\circ}$ FARABLEL D REG 741376	DID-16/ECI/MDIDIE DEC	/4F3/8 4
200	344 1	.01	IC OUAD OR NOR 10H101	P DIP-16/MPCL 10KH	TOUTOO T
200	344 1	.04	IC OUAD 2-IN NAND 10H104	DIP-16/QUAD PKG  DIP-16/6-BIT/BUFF COMM EN  DIP-16/ECL/TRIPLE PKG  DIP-16/MECL 10KH  DIP-16/MECL 10KH  DIP-20/OCTAL PKG/3-STATE  DIP-16 CERAMIC  MECL-TO-MTTL/DIP-16  TRIPLE PKG/DIP-16  DIP-16/4-BIT/UNIVERSAL  DIP-16/DUAL PKG  DIP-16/MECL 10KH	1
200	371 3	74	IC D-TYP FLOP 74F374P0	DIP-20/OCTAL PKG/3-STATE	1 / L
204	*22 *	*2	IC HEX D M-S F-F MC101761	DIP-16 CERAMIC	# <del>*</del> 5
204	*42 *	*8	IC QUAD TRANSL MC101251	MECL-TO-MTTL/DIP-16	š
204	*42 *	11	IC LINE RECEIVER MC101161	TRIPLE PKG/DIP-16	ī
204 1	*42 <u>1</u>	41	IC SHIFT REGISTER MC10141	DIP-16/4-BIT/UNIVERSAL	10141 1
204	*43 2	31	IC TYPE D FLOP MC102311	DIP-16/DUAL PKG	5
205 .	280 1	.16	IC 2048X8 RAM HM6116LP-2	DIP-16/DUAL PKG DIP-24 DIP-16/MECL 10KH	16
20/4	444 I	.1b	IC TRIPL LINE RCVR 10H116	DIP-16/MECL 10KH	1
208 1	177 7	27	TO ADT WOLD DEC IMPRO	5V OUTPUT TO-220 PACKAGE	
208 1	122 x	**7	IC ADS -VOLT REG LM3371 IC +12 VOLT REG LM340T-12	TO-220/OUTPUT -1.2V TO -37V	_
208 1	124 *	* 2	IC VOLT REG -5V UA7905UG	10-220 PNG	1
208 1	124 *	*3	IC VOLT REG NEG LM320T-12	TA-220 FAG	. 1
208	130 3	24		DIP-14	1
230 1	110 *	<b>*</b> 5	DIODE SWITCHING 1N4448		3
235	*10 *	<b>*</b> 5	DIODE RECTIFIER 1N4005		1
270 ]	170 *	*1	TRANSISTOR NPN 2N5770	TO-92	ī

ECON	EL NO		00-3	SOLDERED	REV DATE 19-Dec-	19-Dec-86
MCN FAN	HIST	'. NO	1010		MCN DATE 12-Aug- FAN HIST. DATE	-67
LRS	PART	' NO	DESCRI	PTION	Q	YT(
					CASE W56 (D.A.T.A.)	2
			TRANSISTOR PN			3
			DELAY LINE			1
300	*10	**1	BEAD SHIELDIN	G FERRITE	3	2
300	<b>*</b> 50	**1	CHOKE FERRITE	SINGLE LEAD	·	4
405	760	**5	SOCKET SPRING	SINGLE WIRE	5 5 M REEL/KAPTON/FOR MANUAL INSERTION	80
454	310	**2	HDR DIP SOLD	TO PC BD 2	2 .100 CTRS/STRAIGHT/BREAKAWAY STOCK	11
454	314	*16	HDR DIP SOLD	TO MALE 16	5 .100 CTRS/STRAIGHT/NO EARS	1
454	370	*12	HEADER 2-SIDE	D FEMALE 12	2 .100 CTRS/SINGLE ROW	1
454	610	<b>*96</b>	HDR DIP SOLD	TO MALE 96	5 DIN 41612 RT ANGLE	1
585	252	354	RIVET HOLLOW	2,5x9MM	M BRASS	2
			PC BD PREASS'	•		1

PER DWG 9400-3-L1 NOTE: 1 NOTE: 2 3 NOTE: NOTE: 4 NOTE: 5 NOTE: 6 NOTE: 7 8 NOTE: 9 NOTE: 10 NOTE: NOTE: 11 12 NOTE: 13

NOTE:

NOTE:

14


15

# CHAPTER 7

# COMPLETE SCHEMATICS FOR THE 9400 AND 9400A

The schematics are are presented in the numerical order of the boards.

(Verm) 





r E


Æ


... .....


.....






















7					***			·····				<del></del>							9,15	ed				
2.5										;	1:	7							<u> </u>	<u> </u>		 	 	
2	ന	4		4				4,														 	 	
÷	13	. 55		∞		ŧ٧	ជ	ထ					*********									 ·	 	
GND	77	21	ထ	r-1		12									ω .	1,16	16,53	4,16	5,14,21	3,8	_	·	 	
<del>1</del> 2					17						4	ਧਾ							36	ব			 	
ξ		ដ	16		നന	8-11									16	7		56	35	a	<u>.</u>	 		
2					12						,					Ħ			16				 	
<u>~</u>																			<b>18</b>					
Ţ							·												34			 		
Designation	нз	ע 2.	1T 5	CIJ	ы ст Ст	디	B 1.7	C 13	E 10	0T 4	<u>ن</u> ن	G 4, G 5	G 10	T G	K 17	B 13	N 29	54, L6	A4, C4	т <b>К</b>				
IC	06 508 C J	DAC 800	74 LS 399 N	IM 311 N	LM 339 N	CA 30 46	DAC-08 ED	LF 353 N	IM 337 N	IM 340 T-12	IM 324	IF 347	IM 317	LM 320T-12	74 LS 321	MUL 407	68 000 L 8	2661	HVV 200	HAB 101	WE 555			
LeCroy parts	206 042 508	280	207 340 399	208 011 008	208 031 010	208 033 001	208 041 001	208 110 353	208 122 337	208 123 002	208 130 324	208 130 347	208 570 317	208 124 003	208 740 321	225 070 407	227 391 068	227 762 661	210 440 200	220 010 101	508 011 00 4	,		


9400-1-51 Sheet 17 of 18 ECO: 1016 LeCroy


Barne 9400-1-51 RESEARCH SYSTEM P. PERRIN 19.13.85 MODEL 9400-1
OND WINDS MOTHER CARD
OND WINDS TO SCHEMA **LeCroy** 


BATBOOTE BOOMS 1015 sout 1/1























Croy 9400-1-51 Sheet 16 of 18 ECO: 1015

Designation
<u>ი</u> .
L 6
Ω 4.
!


+ 5	7	<u> </u>	7 7 7	<u> </u>	<u> </u>	1 24 2	4 - 4 -	777	77	<u> </u>		-14 -	<u> </u>	<u> </u>	₹ <del>-</del> (	<del></del>		22		. 64.6	4				9 7	-	· · · · · · · · · · · · · · · · · · ·			
5		<del></del>					*************			· ************************************												α	·····	<del>. , ,,,,,,,,,</del> ,,				 $\dashv$		
<b>Designation</b>	i	E3,E4,E5,E13,E14 I13,K10,L12 F5,F13	60,613 KL3 T.11	H10,H16,L14,L15,L16	56,512,F4,F12	LIS   F3,F14,G19,H11,L10,L13,L17   F1	F17 F19,H13,112,K14	G17,G20,H15,J15,K16 J20	H6,H7,K18,K19,K20 J12	K9 F70	27.8	HI8 Gl8,I14	F18,J19,K15 H9	118 cm	110,J10	CZ1,F21,L18,L19,L20 H12,119		16,17,J6,J7,J23,J27,L22 R21,E28,E29,E23,E26,J25,J28,L3		722,726 722,726	771,772 111	H14 A13	117	K12	B18,B19,C19 13,13	15,J5   K23,K24,K25,K26,K27,K28,K29,K30	123,124,125,126,127,128,129,130 B24		0-1-51 Sheet 17 of 18 ECO;1015	
· ·	MC 14 89 L MC 14 88 L	00 00 04 N		N 74 N S 02 N S N S N S N S N S N S N S N S N S N	S 164 N S 132 N	S 32 N	N 37 N 08 N	S 125 N S 197 N	S 393 N S 86 N	S 320 S 112 N	S 174 N	N 122 N N 191 N	S 123 N S 165 N	S 138 N	S 158 N	S 257 AN S 139 N	S 240 S 374	S 244 N S 245 N	S 299 N	5 534 5 534 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	00	. 74 0 H 117	74 F 138	175	. 384 S 384	S 684 41 64-15	HM 611 GP-2		LeCroy 940	
LeCroy parts	250 012 001 250 012 062	031 028 031 046	200 031 046 200 031 047 200 031 048	031 049 031 051	031 055 031 066	031 066 031 073 031 074	031 074 031 086	031 089 031 097	031 101 031 106	031 320	041 033	041 039	041 044 041 056	041 062	041 068	041 070 041 139	100 100 100	071 007	071 299	071 534	330 000	340 074 340 117	340 138	341 175	540 191 540 384	570 684 240 264	205 280 116			
	·																									•				

P. PERRIN 19.12.85 MODEL 9400-1
October 11-F-G SCHEMA


J.F-G SCHEMA


J.F

LECTOY RESEARCH SYSTEMS



.. 4






-15	. M 4 W 4
+15	12 15 12 13 15 11 15 15 15 15 15 15 15 15 15 15 15
6	7
<u>+</u> ល	4 4 4 4 4 4 6 6 6 0 0 4 4 6 6 0 4 R
	ر ع و
	F2,
١	H H J
atio	G5,
signation	D2 C2 C2 D4, H3, G4, G3,
Ďė.	В В В В В В В В В В В В В В В В В В В
	00000000000000000000000000000000000000
ت	11.8 11.8 11.8 12.8 13.8 14.8 15.8 15.8 15.8 15.8 15.8 15.8 15.8 15
	M 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7
_	
parts	00000000000000000000000000000000000000
Croy p	00000000000000000000000000000000000000
٦ ا	00 00000000000000000000000000000000000

MOTICE: THIS DESIGN IS THE SOLE PROPERTY OF LACKY MESEABLY SEARCH STREAMS. THOSHARTON AND SEARCH SHEW THOSHARTON AND IT IS SHOWN SHEW THE UNDERSTANDING THAT IT IS NOT TO BE USED, DISCLOSED ON REPRODUCED IN ANY MARNINER WITHOUT THE APPROVAL OF LACKY RESEARCH SYSTEMS.

LeCroy RESEARCH SYSTEMS

PARKELLING MODEL 9400-2
CHECKED DISPLAY CARD
DATE
25-06-85 SCHEMA


MUMBER: 9400-2-51 SHEET 7




1: 17


.....


O.E. 74F374 74F374 15 F 1 10125 ECO:1010 7 L F2 Sheet 3 of 8 07.4 - S − S 10176(3) LeCroy 9400-3-51 4 LE ო ს 2 ក ម 7 🗒 E 2 ന , Ш ្ត ដែ E 2 6 7°6 10116 10176 03 j já 5 50 21 00 2 2 م [قا الما الما 6 6




- 5V|-5V |-45V|GND |+5V |+5V |+12V 4 2 Bar 10 9400-3-51 \*\*. 8 of 8 | KGO MG. 1010 EADC SCHEMATIC 20 24 244448 97 1.16 3910 1213 2426 2630 2,11 1417 97,19 មា 8 1,12 1819 24 24 29 യയയ တ္ထလ္ထလ္ထ 19-12-86 \ 121-112 G1, G2, H1, F2, I1, I2, J1 K1, K2, I1, I2, M1, M2, N2 C2, E2, E3, E4, D2, F1, F2, F3, F4, F5, B1 GS,HS,IS,J4,KS,IS,I6 MS,M6,N4 B2,B3 F6,F7,F8,F9, E1 C3,C4,D1,D3,C1 G3,G4,H5,H4,I3,I4,J2 J3,K3,K4,L3,L4,M3,M4, N2,N3 DESIGNATION F14,G7,H7 F12 25 E 10 H 116 RES 11. IM 324 HPDAG G HSH 202 ស់សំសំស 888 SPARES Ž 130 324 060 032 116 029 210 080 202 113 378 106 101 104 374 Le Croy Parts 022 042 042 043 280 444 281 208 202 204 204 205 205 205 205 207 A0 A2 A3 A4 A5 A6 A7 A8 A9 A10 OECS WE <u>VCO</u> FB FF 8 FF 9 FF 8 FF 9 FF 8 FF 10 10 5 12 15 15 15 21 2 5 7 112 A 9 72 72 HM 6116 LP-2 HM6116LP-2 HM 6116 LP-2 HM 6 11 6 LP-2 HM 61161P-2 HM 611 6 LP-2 HM6116LP-2 HM6115LP-2 7 ECO: 1010 14 A et 7 of 8  $\widehat{\mathbf{c}}$ 14 15 157 S F7 #6.F7 F6.F7 F6 74.F378(2) 7 0 10 5 12 15 15 2 2 5 7 12. 15-6-0076 I ជ s ជ 9 HM6116 LP-2 HM 611 6 L P-2 HM6116 LP - 2 HM6116LP-2 HM6116LP-2 HM 611 6 L P - 2 HM 6116 LP-2 HM6116LP-2 Υ Σ 6 Ot 15 H7 67 









Eco: 1011

5 6 of

Sheet

LeCroy 9400-4-51

MOTICE: THE DESIGN IS THE SOLE PROPERTY OF LECKY RESERVED SYSTEMS. IT CONTAMS PROPRIETARY INFORMATION AND IS FUNNINGHED WITH THE UNDERSTANDING THAT IT IS MOT TO BE USED, DISCLOSED ON REPRODUCED IN ANY MAN-HER WITHOUT THE APPROVAL OF LACTRY RESEARCH SYSTEMS. ÷ 5 LECTON RESEARCH SYSTEMS **÷12** ហ្  $\sigma$ GND 4444 9444 9444 44 44 44 47 6 9 4 4 4 7 4 100000 ហ  $\infty \infty \infty \infty$ 4 1 -12  $\infty$ -15 72, 74, K8 H8, K7 G1, G6, G7 G2, G3, G4, G5 I2, K2, K3, K4, K6 I4 I5 I6 C4 C5 C6 E5 D1 E2,E3,E4 D5,E6 C7,D7,E7 D6,E6 C8 F6 F7 D2 F1,F2,F3,F4,F5 D8,E8,F8 A1,A2,B1,B2,C1 C2 A3,B3 A6,B5,B6 A4,B4 A7,B7 C3,D3,D4 H2,H3,H4,H7,H6 I3 K5 H5,Kl Designation MC10H116P MC10116P MC10124P MC10125P MC10H131P MVL407 LM301AN IM301AN SG4501J 74LS00 74LS02 74LS 08 74LS1 74LS1 74LS125 74LS125 74LS126 74LS138 74LS151 74LS151 74LS151 74LS151 74LS151 74LS151 74LS151 74LS151 10H016 F10101P MC10105P MC10H105P 74LS244 74LS245 74LS273 74LS373 74LS374 74LS393  $\Sigma$ pari 245 245 005 373 101 016 016 004 105 000031 000031 00031 00041 00041 00041 00041 071 071 071 071 444 042 344 344 Le Croy 200 204 204 200 200 200 200 200 200 200 

ECO 1011 DAT: 19-04-88 PARMETER MODEL 9400-4
CHECKED
JE VITTET


LATE BASE


LATE SCHEMATIC


PRAWING 9400-4-S1


OKT 1

PROPERTY | ECO



Harmonia (n. 1865), and the companies of 






.

: :

. .

C9, A1, C10,
00 N 00 N 02 N
7 21 21 21 21 21 21 21 21 21 21 21 21 21
SN 74 SN 74 SN 74
LeCroy parts 200 031 028 200 031 049 200 031 051

| PCTOY RESEARCH SYSTEMS | Docum Front | PCTOY RESEARCH SYSTEMS | PCTOY | PCTO Tows no: 94.01-2-51 sr.3 or3 | sco no. 1003

